Breaking News
Design How-To

Tech trends: Details on Everspin's ST-MRAM

Requirements for commercial ST-MRAM
1/2/2013 05:18 PM EST
3 comments
NO RATINGS
< Previous Page 2 / 4 Next >
More Related Links
View Comments: Threaded | Newest First | Oldest First
greenpattern
User Rank
Author
re: Tech trends: Details on Everspin's ST-MRAM
greenpattern   2/6/2013 5:03:09 PM
NO RATINGS
Writing '0' or '1' to one row of ST-MRAM might disturb next row from cumulative magnetic field.

resistion
User Rank
Author
re: Tech trends: Details on Everspin's ST-MRAM
resistion   2/6/2013 11:52:52 PM
NO RATINGS
"Make the cell too small, and you run the risk of degrading data stability unless you can boost Eb. Working with an asymmetric bit shape and thicker ferromagnetic layers can modestly increase Eb, but choosing a material with higher magnetization provides much greater benefit" seems to suggest must continually change materials to scale. But that's not practical scalability.

resistion
User Rank
Author
re: Tech trends: Details on Everspin's ST-MRAM
resistion   2/7/2013 12:15:18 AM
It's been said perpendicular STT can't scale current below ~30 uA. http://www.hes.ei.tum.de/fileadmin/w00bjl/www/uploads/Session_s8p1-ID248_IEDM_P-ST_MRAM_UKlostermann.pdf

Most Recent Comments
michigan0
 
SteveHarris0
 
realjjj
 
SteveHarris0
 
SteveHarris0
 
VicVat
 
Les_Slater
 
SSDWEM
 
witeken
Most Recent Messages
9/25/2016
4:48:30 PM
michigan0 Sang Kim First, 28nm bulk is in volume manufacturing for several years by the major semiconductor companies but not 28nm FDSOI today yet. Why not? Simply because unlike 28nm bulk the LDD(Lightly Doped Drain) to minimize hot carrier generation can't be implemented in 28nm FDSOI. Furthermore, hot carrier reliability becomes worse with scaling, That is the major reason why 28nm FDSOI is not manufacturable today and will not be. Second, how can you suppress the leakage currents from such ultra short 7nm due to the short channel effects? How thin SOI thickness is required to prevent punch-through of un-dopped 7nm FDSOI? Possibly less than 4nm. Depositing such an ultra thin film less then 4nm filum uniformly and reliably over 12" wafers at the manufacturing line is extremely difficult or not even manufacturable. If not manufacturable, the 7nm FDSOI debate is over!Third, what happens when hot carriers are generated near the drain at normal operation of 7nm FDSOI? Electrons go to the positively biased drain with no harm but where the holes to go? The holes can't go to the substrate because of the thin BOX layer. Some holes may become trapped at the BOX layer causing Vt shift. However, the vast majority of holes drift through the the un-dopped SOI channel toward the N+Source,...

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed