Breaking News
Xilinx Introduces SDNet & 'Softly' Defined Networks
3/31/2014

< Previous   Image 4 of 4   

The SDNet environment allows architects to provision exact services from core to edge.
The SDNet environment allows architects to provision exact services from core to edge.

< Previous   Image 4 of 4   

Return to Article

View Comments: Threaded | Newest First | Oldest First
rick merritt
User Rank
Author
OpenFlow?
rick merritt   3/31/2014 10:24:12 AM
NO RATINGS
Are they supporting OpenFlow?

The "Southbound API" they show uses a name I have not heard of.

gillesg
User Rank
Rookie
Re: OpenFlow?
gillesg   3/31/2014 12:17:15 PM
NO RATINGS
Rick,  Yes we are supporting Openflow , of course, and by the way we have already demonstrated our ZYNQ SOC family with OPENFLOW as a SDN end point.

Wwhile we support Openflow, we are not tied to any specific southbound API, we can support emerging / proprietary as required / desired (OpenX).

tks

dimopep
User Rank
Freelancer
The ReUse approach
dimopep   3/31/2014 1:57:28 PM
NO RATINGS
It's interesting to see how the EDA vendors, and that includes Xilinx, are penetrating the SoC market as a side effect of the IP reusability mantra.

In a way similar to how ARM acceptance changed the semiconductor business the winners of the future might be not the better design houses, but the better integrators.

Today TTM gains more than ever in importance.

ckachris
User Rank
Rookie
FPGA-based devices revisited
ckachris   4/1/2014 11:16:01 AM
NO RATINGS
It would be very interesting to see the wide adoption of "softly" defined networks based on FPGAs. 

In the past, there were several research/academic efforts to design adaptive network processing platforms based on FPGAs (e.g. Reconfigurable Network Processing Platforms, Adaptive FPGA for network applications, DyNaCore, etc).


I believe using the proposed platform/framework by Xilinx, and with the wide spread of OpenFlow, now is the right time for FPGA-based network devices to be widely adopted. 

 

DrFPGA
User Rank
Blogger
Did anyone else think this was
DrFPGA   4/2/2014 8:14:47 PM
NO RATINGS
and April Fools joke, or was it just me....

josetuna
User Rank
Rookie
Re: Did anyone else think this was
josetuna   4/7/2014 9:40:30 PM
NO RATINGS
Well It seems to be not.... At least Xilinx has it on their website up and running:

http://www.xilinx.com/applications/wired-communications/sdnet.html

This really looks like reinventing the wheel with fancy words. Protocol layers are supposed to manage layers of abstraction.

 

 

SwanOnChips
User Rank
Freelancer
Method of Specification not mentioned
SwanOnChips   8/24/2014 12:52:48 AM
NO RATINGS
What is not mentioned in this article, and difficult to find, is the object oriented language SDNet uses to specify the functional requirements: PX++

This can be found in Dr. Gordon Brebner's keynote at ANCS 2012. Dr. Brebner is a Distinguished Engineer at Xilinx.

https://sites.google.com/a/ancsconf.org/2012/keynotes

 

Max The Magnificent
User Rank
Blogger
Re: Method of Specification not mentioned
Max The Magnificent   8/29/2014 1:53:59 PM
NO RATINGS
@SwanOnChips: This can be found in Dr. Gordon Brebner's keynote at ANCS 2012.

Thanks for sharing...

August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.