Breaking News
News & Analysis

Talk from the hip at Microchip

5/7/2012 02:08 PM EDT
14 comments
NO RATINGS
Page 1 / 2 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
<<   <   Page 2 / 2
Aftab Sarwar
User Rank
Author
re: Talk from the hip at Microchip
Aftab Sarwar   5/8/2012 6:29:09 PM
NO RATINGS
As Microchip has based its latest MCUs on MIPS, I wonder what will happen if MIPS gets acquired? Can Mr. Sanghi answer that?

Aftab Sarwar
User Rank
Author
re: Talk from the hip at Microchip
Aftab Sarwar   5/8/2012 6:26:54 PM
NO RATINGS
It is always great to know that Microchip is expanding.SMSC website tells that its products will definitely compliment MCHP's existing portfolio. I am waiting for the day when Microchip announces an MCU/MPU with real external memory interface, running on M14K/M14Kc. Electrodesigns.net

BLinder
User Rank
Author
re: Talk from the hip at Microchip
BLinder   5/8/2012 1:09:37 PM
NO RATINGS
Hurrah Sanghi! Much better to have a blunt CEO that has a strong mind, grows the company, believes in the people, and is not just looking for an IPO or leverage buy-out to make an exit.

junko.yoshida
User Rank
Author
re: Talk from the hip at Microchip
junko.yoshida   5/7/2012 4:46:33 PM
NO RATINGS
You've got to love Sanghi. During interviews, he can be blunt at times, but he's always a straight talker. Our Q&As with him here, hopefully, illustrates where Microchip is going.

<<   <   Page 2 / 2
Most Recent Comments
michigan0
 
SteveHarris0
 
realjjj
 
SteveHarris0
 
SteveHarris0
 
VicVat
 
Les_Slater
 
SSDWEM
 
witeken
Most Recent Messages
9/25/2016
4:48:30 PM
michigan0 Sang Kim First, 28nm bulk is in volume manufacturing for several years by the major semiconductor companies but not 28nm FDSOI today yet. Why not? Simply because unlike 28nm bulk the LDD(Lightly Doped Drain) to minimize hot carrier generation can't be implemented in 28nm FDSOI. Furthermore, hot carrier reliability becomes worse with scaling, That is the major reason why 28nm FDSOI is not manufacturable today and will not be. Second, how can you suppress the leakage currents from such ultra short 7nm due to the short channel effects? How thin SOI thickness is required to prevent punch-through of un-dopped 7nm FDSOI? Possibly less than 4nm. Depositing such an ultra thin film less then 4nm filum uniformly and reliably over 12" wafers at the manufacturing line is extremely difficult or not even manufacturable. If not manufacturable, the 7nm FDSOI debate is over!Third, what happens when hot carriers are generated near the drain at normal operation of 7nm FDSOI? Electrons go to the positively biased drain with no harm but where the holes to go? The holes can't go to the substrate because of the thin BOX layer. Some holes may become trapped at the BOX layer causing Vt shift. However, the vast majority of holes drift through the the un-dopped SOI channel toward the N+Source,...

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed