EDA DesignLine Blog
Tell us What You Think
We want to know what you thought about this Discussion. Let us know by adding a comment.
SystemVerilog - It’s official and it’s free
Brian Bailey
2/25/2013 12:32 PM EST
Accellera Systems Initiative (Accellera) has announce at DVCon today that they have partnered with the IEEE Standards Association (IEEE-SA) to deliver an electronic design and verification standard to engineers and chip designers worldwide. The revised version of the IEEE 1800™ "Standard SystemVerilog—Unified Hardware Design, Specification, and Verification Language Reference Manual” is now available through the IEEE Get Program, which grants public access to view and download select IEEE standards at no charge.
IEEE 1800 is the third standard to be delivered in partnership with the IEEE-SA Get program, joining two others: Get IEEE 1685™ Standard: IP-XACT, Standard Structure for Packaging, Integrating, and Reusing IP within Tool Flows, and Get IEEE 1666™ Standard: SystemC® Language Reference Manual. Companies, universities, research institutions, and individuals worldwide can access the standard and develop applications for SystemVerilog tools and technologies. To download a PDF copy, visit http://standards.ieee.org/about/get/index.html#get1800
Brian Bailey – keeping you covered
If you found this article to be of interest, visit EDA Designline where you will find the latest and greatest design, technology, product, and news articles with regard to all aspects of Electronic Design Automation (EDA).
Also, you can obtain a highlights update delivered directly to your inbox by signing up for the EDA Designline weekly newsletter – just Click Here to request this newsletter using the Manage Newsletters tab (if you aren't already a member you'll be asked to register, but it's free and painless so don't let that stop you).
IEEE 1800 is the third standard to be delivered in partnership with the IEEE-SA Get program, joining two others: Get IEEE 1685™ Standard: IP-XACT, Standard Structure for Packaging, Integrating, and Reusing IP within Tool Flows, and Get IEEE 1666™ Standard: SystemC® Language Reference Manual. Companies, universities, research institutions, and individuals worldwide can access the standard and develop applications for SystemVerilog tools and technologies. To download a PDF copy, visit http://standards.ieee.org/about/get/index.html#get1800
Brian Bailey – keeping you covered
If you found this article to be of interest, visit EDA Designline where you will find the latest and greatest design, technology, product, and news articles with regard to all aspects of Electronic Design Automation (EDA).
Also, you can obtain a highlights update delivered directly to your inbox by signing up for the EDA Designline weekly newsletter – just Click Here to request this newsletter using the Manage Newsletters tab (if you aren't already a member you'll be asked to register, but it's free and painless so don't let that stop you).
|
|
|
|
|
Navigate to related information