EDA DesignLine Blog
Tell us What You Think
We want to know what you thought about this Discussion. Let us know by adding a comment.
Free lunches happen – two events
Brian Bailey
1/24/2013 2:11 PM EST
There are two great events coming up in February that I would like to bring to your attention. Both are free which makes them very affordable – only requiring your time and attention. The first is the Silicon Valley DVClub that will take place at Dave and Buster’s in Milpitas. Not only is it free but lunch is provided. The speaker will be Dean Drako, CEO and president of IC Manage.
Title: IP Reuse impact on Design Verification Management across the Enterprise
Designing hardware is becoming more like designing software in that it is increasingly a process of ‘continuous design’. To achieve continuous design, businesses are maximizing the reuse of IP modules across designs and design derivatives.
As such, companies must address the increasingly complex dependency management associated with the reuse of their IP blocks and subsystems, which evolve dynamically and incrementally as the IP is distributed and reused. Dependency management is needed for communication between IP developers, consumers, verification teams and management through the entire space of IP derivatives across the enterprise.
What is the most efficient process for ensuring design verification information flow and real-time sharing and access to this information? What information must be captured, encapsulated with the IP and shared - such as bug rollouts and propagation of fixes? What internal processes are needed to support such an infrastructure?
To register click here
The second event happens on February 7th at the Sana Clara TechMart Conference Center. This is a half day event that also includes lunch! The event is titled “Uniquify DDR with Confidence Technology Symposium” with an objective to:
- Summarize the current state of today's DDR technology and existing design practices
- Discuss specific challenges designers faced when implementing and deploying DDR-based designs
- Examine the impact of DDR design practices on device yield and system reliability
- Recommend best implementation practices for the entire DDR subsystem
- Introduce a state-of-the-art DDR solution that directly addresses the most pressing DDR challenges
You can register for this event here.
Brian Bailey – keeping you covered
If you found this article to be of interest, visit EDA Designline where you will find the latest and greatest design, technology, product, and news articles with regard to all aspects of Electronic Design Automation (EDA).
Also, you can obtain a highlights update delivered directly to your inbox by signing up for the EDA Designline weekly newsletter – just Click Here to request this newsletter using the Manage Newsletters tab (if you aren't already a member you'll be asked to register, but it's free and painless so don't let that stop you).
|
|
|
|
|
