Tokyo University uses Docea's Aceplorer for NVM design

PARIS – Design-for-power startup company Docea Power SAS (Moirans, France) announced that the University of Tokyo has licensed its Aceplorer software to design a non-volatile memory (NVM) architecture as part of a Japanese research project.

The research project aims to evaluate the effectiveness of a new non-volatile memory design architecture developed by the team of Ken Takeuchi Associate Professor Electrical Engineering, at the University of Tokyo’s Takeuchi Laboratory. The new memory, dubbed ReRAM for Resistance-change memory, consumes significantly less power during data writing and shows less bit rate failure.

“Our new NVM architecture shows significant advances in terms of speed, power consumption and reliability,” commented Pr. Ken Takeuchi. “By using Docea’s Aceplorer to model power consumption at the electronic system level (ESL), we can investigate the optimum architecture design and share the power consumption performances with system architects.”

Aceplorer is an ESL tool for modeling, simulating and analyzing the power, energy and thermal behavior of electronic systems.

The solution answers the needs of system architects in charge of power optimization of on-chip (SoCs, SiPs, FPGAs, ASICs) or on-board (embedded systems) designs. Aceplorer allows the modeling of heterogeneous systems, with any mix of digital, analog or mixed signal blocks, and with different levels of models complexity. The result is a larger exploration of the design space for the best low power implementation strategy, which can take into account the embedded software impact on the design power consumption, the company said.