LONDON – JTAG Technologies BV (Eindhoven, The Netherlands), a vendor of test and debug tools based on boundary-scan, is launching CoreCommander at the DESIGN West conference and exhibition due to be held in San Jose, Calif., March 26 to 29.
By using JTAGLive and CoreCommander, engineers can activate the on-chip debug modes of a range of popular cores to affect kernel-centric testing, the company said. CoreCommander support includes ARM, Cortex, XScale, PowerPC and TriCore architectures.
CoreCommander routines are suitable for diagnosing faults on "dead-kernel" boards in either design debug or repair, since no on-board code is required to set memory reads and writes, the company said.
CoreCommander is Python-based and complements the established JTAGLive Script product, allowing access to mixed-signal parts such as ADCs and DACs and also synchronised testing to full boundary-scan devices.
JTAG Technologies is also using DESIGN West to launch Autobuzz, a tool that learns a connectivity signature of all boundary-scan parts within a design from only the BSDL models of those parts. Autobuzz expands the "seek and discover" mode of BuzzPlus and automatically gathers circuit data of a known good board and then performs a full connectivity compare against the faulty circuit. Autobuzz is a useful tool for repair and rework technicians, especially when design data is missing or incomplete.
More news from DESIGN West at http://www.ubmdesign.com/breaking-newsRelated links and articles:
XJTAG seeks cooperation on App for scopes
JTAG sponsors EU student mission to the Moon
Teradyne, JTAG ink boundary scan deal
IEEE publishes 1149.7 test standard for on-chip testing
Corelis expands with European subsidiary
JTAG Technologies : JTAG tool tests device clusters