News & Analysis
Altera eyes FDSOI process for FPGAs
Peter Clarke
12/15/2012 8:13 AM EST
More selected slides from Jeff Watt's presentation
More selected slides from Jeff Watt's presentation
Click on image to enlarge.
Click on image to enlarge.
Click on image to enlarge.
More selected slides from Jeff Watt's presentation
Click on image to enlarge.
Click on image to enlarge.
Click on image to enlarge.
|
|
|
|
|
Navigate to related information
song-chou-1
12/16/2012 5:36 PM EST
Mr. Peter,
Word is Altera told TSMC they see no value in "20 nm FinFET" called "16nm node"
16nm is a Die size increase from 20 nm SOC and no power savings since FDSOI has body bias (key in FPGA) and no Body Bias in FinFETs.
Altera will use TSMC 20nm and look for other options.
Sign in to Reply
song-chou-1
12/16/2012 5:40 PM EST
and 14nm FDSOI is also 20nm?
Even me getting confused by the node names
Sign in to Reply
peter.clarke
12/17/2012 9:09 AM EST
@Song-chou-1
My understanding is that 14-nm FDSOI is the new name for what was 20-nm FDSOI.
And that it will be offered in 2014 at approx. the same time as 14-nm FinFETs from Intel, the 14XM process from Globalfoundries and 16-nm FinFET process from TSMC.
Sign in to Reply
BJ-5
12/17/2012 8:59 AM EST
Song Chou,
1. 14nm SOC is equals "20nm density design rules"
2. 16nm TSMC finFET equals 20nm density design rules"
3. 14nm Global FinFET is equals "20nm density design rules"
4. 10nm TSMC equals 14nm density design rules (S=0.7 scale factor from 20nm).
Business orders are are for 20SOC (planar). No business model to redesign all the functional block IP to finFET or FDSOI at same density.
10nm will be SOI for all process variants HP/LP
Sign in to Reply