News & Analysis
DesignCon's 5 Toughest Tech Questions
Rick Merritt
12/28/2012 12:40 PM EST
With DesignCon 2013 approaching, I've got 10 tech questions I'd like to get answered. (We'll present Rick's first five today; five more next week - Editor.)
A big reason I'm going to the show is to keep pace with chip interfaces stepping up from five to 25 Gbits/s, boards revving from 10 to 100 Gbits/s and systems gearing up for a shift to 400 Gbits. Accordingly, my umbrella question is: What are the latest gnarly issues in signal integrity? (See Colin Johnson's Stars of DesignCon: Signal integrity in tricked-out, high-speed interconnects for some answers.)
[Click here to register for DesignCon 2013, Jan. 28-31 at the Santa Clara Convention Center. Options range from an All-Access Pass to Free Expo Admission, which includes the option to attend a dozen tech training sessions.]
I know at these data rates, PCB traces start to act like radios. How do you tune them down? I note organizers created a half day tutorial on this topic.
DesignCon brings out the SI experts each year for a panel thrashing out the current issues. In addition, one of my go-to SI guys, consultant Eric Bogatin, will share his thoughts. (Use Chrome for the session links -editor.) Experts from Intel will join others in a separate session on both signal integrity and the newer related field of power integrity—which leads me to my second question (click to next page).
A big reason I'm going to the show is to keep pace with chip interfaces stepping up from five to 25 Gbits/s, boards revving from 10 to 100 Gbits/s and systems gearing up for a shift to 400 Gbits. Accordingly, my umbrella question is: What are the latest gnarly issues in signal integrity? (See Colin Johnson's Stars of DesignCon: Signal integrity in tricked-out, high-speed interconnects for some answers.)
[Click here to register for DesignCon 2013, Jan. 28-31 at the Santa Clara Convention Center. Options range from an All-Access Pass to Free Expo Admission, which includes the option to attend a dozen tech training sessions.]
I know at these data rates, PCB traces start to act like radios. How do you tune them down? I note organizers created a half day tutorial on this topic.
DesignCon brings out the SI experts each year for a panel thrashing out the current issues. In addition, one of my go-to SI guys, consultant Eric Bogatin, will share his thoughts. (Use Chrome for the session links -editor.) Experts from Intel will join others in a separate session on both signal integrity and the newer related field of power integrity—which leads me to my second question (click to next page).
|
|
|
|
|
Navigate to related information
rick.merritt
12/29/2012 4:43 PM EST
What are your burning questions in high-speed design? Join the conversation.
Sign in to Reply
docdivakar
1/1/2013 5:12 PM EST
Rick, I am looking forward to your next five... I would be curious to know what KAIST is going to present on 3D Stacks (haven't seen much from them on this).
Regarding 400Gbits systems, it could herald the beginning of the end of Copper chassis-to-chassis interconnects as we know it; for sure it will restrict the application to within cabinet interconnects. But there are still challenges on motherboards -need better dielectric materials which will drive up the costs, not to mention power and signal routing and signal integrity.
MP Divakar
Sign in to Reply
rick.merritt
1/2/2013 4:40 PM EST
KAIST has two 3-D papers at the event. One on TSV failures and the other looks more interesting on 2.5-D GPU and memory.
See http://www.designcon.com/santaclara/conference/tracks.php?session_id=239
Sign in to Reply
docdivakar
1/3/2013 12:34 PM EST
Rick, thanks for the link. I am caught up with emails from the holiday break and found the work of Prof. Joungho Kim of KAIST in Phil Garou's article:
http://www.electroiq.com/blogs/insights_from_leading_edge/2012/12/iftle-126-2012-gatech-interposer-conference-part-2.html?cmpid=EnlAPDecember192012
The link above describes some work of KAIST on glass interposers vs. Silicon. Interesting thing is that it is also the first instance where I see optical wave guides in the context of 2.5D/3D stacking.
MP Divakar
Sign in to Reply
martin.rowe
1/2/2013 11:14 AM EST
Be sure to vote on "Are You Attending DesignCon 2013?" at DesignConCommunity.com.
We're always looking for new bloggers at DesignCon Community. If interested, send e-mail to
editors@designconcommunity.com.
See you in Santa Clara.
Sign in to Reply
nannasin28
1/21/2013 3:28 AM EST
there are still challenges on motherboards -need better dielectric materials. http://www.hqew.net
Sign in to Reply