datasheets.com EBN.com EDN.com EETimes.com Embedded.com PlanetAnalog.com TechOnline.com  
Events
UBM Tech
UBM Tech

News & Analysis

Top 10 disruptive startup tech plays

Peter Clarke

1/23/2013 10:20 AM EST

#9. AMD uses low-power clock IP

Back in February 2012 we reported that Advanced Micro Devices Inc. (Sunnyvale, Calif.) had designed the first commercial implementation of resonant clock mesh technology licensed from startup company Cyclos Semiconductor Inc. (Berkeley, Calif.). This was a bit of surprise as early R&D work had been done with ARM and targeted the ARM architecture.

At #9 is AMD, not ARM, first to use startup's low-power clock IP by Peter Clarke.


Click on image to enlarge.

Clock trees provide plenty of scope for saving power in digital ICs. Source: Cyclos Semiconductor


Related links and articles:

www.cyclos-semi.com

News articles:


EE Times' Silicon 60: Hot startups to watch

Resonant-clocked design tools target ARM core

AMD: New faces, new road maps, new focus







daustins

1/25/2013 11:37 AM EST

I am an Anglophile and have been all my life. Still, is it necessary to call a Brit or anyone by a title? Americans do not have nobility or royalty, de jure. Call him, or any other ennobled Brit, by his last name, or first, if you're familiar. As I said, I'm an Anglophile but we don't use fancy titles for Rothchilds and anyone in the Almanach de Gotha.

No reason for an American to fawn over someone, even a cousin.

Sign in to Reply



R. S. Moore

1/25/2013 11:42 AM EST

But he is brave Sir Robin.

Sign in to Reply



TJones

1/25/2013 12:36 PM EST

My name is Inigo Montoya. You killed my father. Prepare to die.

Sign in to Reply



trm1945

1/25/2013 12:53 PM EST

Hello there, what's your name?
"My name is Pedro."
Pedro. That's Mexican, isn't it?
No, ees Swees. Theese way we don offend no buddy."

Sign in to Reply



hari.tadepalli

1/25/2013 1:00 PM EST

Appreciate these techonology development insights. But, . . ., one quarter column worth of reading material in each click? My 1920 x 1080 laptop screen can fit at least six of these slides in a screenful. I understand the need for sponsors and advertisements; but with all the formatted content on this page, inclidng the ad, occupy less than 50% of my screen, with two large white margins left open on either side. For reading convenience, please consider posting at least two of these slides on each page.

Sign in to Reply



RAJEEV.KRISHNAMOORTHY_#1

1/25/2013 1:15 PM EST

I completely agree with the comment about the irritating format. I frequently stop reading articles because I get turned off. In this case, I stopped after just a couple of slides.


Sign in to Reply



William Miller

1/28/2013 2:59 AM EST

Agree. Slides are not convenient for reading..

Sign in to Reply



jjgray

1/28/2013 6:39 AM EST

Agree! These articles always prick my interest and then prick my bubble as I recognise the tedious "1 of 10" format.

Sign in to Reply



TJones

1/25/2013 2:20 PM EST

I, on the other hand, enjoy clicking once for each word in the article.

This is especially effective on slower browsers, where the densely-populated and expertly-coded EET web page takes torturous seconds to load and I stop reading the article, but am _sure_ to read the advertisements, v e r y s l o w l y.

Sign in to Reply



alex7ko

1/27/2013 7:57 AM EST

I used to click "Print" when reading such multi-page articles as this.

Sign in to Reply



hari.tadepalli

2/5/2013 2:22 AM EST

Thanks for the suggestion. I missed the tip. Yes, clicking print takes you to an ad-free version with all the 10 slides on the same page. Some websites don't allow this, but works in EETimes.

Sign in to Reply



joyhaa

1/30/2013 3:15 PM EST

at least there should be a quick jump-to list for the 10 items.
also, on item 7 for servergy.com, I think they're using Freescale silicon, not sure why IBM was mentioned there.

Sign in to Reply



John_Galt

2/5/2013 10:51 AM EST

I read the Cyclos white paper with great interest. The resonant concept is simple but it may be too simple. The white paper focuses heavily on clock tree power and skew - to be sure these are vitally important aspects of IC design - but so is jitter. In certain applications jitter can be a show-stopper and my engineering sense tells me that a parallel resonant tuned clock tree (being of high impedance) would be very susceptible to jitter generated from crosstalk.

Sign in to Reply



selinz

2/12/2013 2:13 PM EST

Perhaps a drop-down menu (similar to those used in product reviews) that enable jumping to an arbitrary page would make the format less irritating.

Sign in to Reply



Please sign in to post comment

Navigate to related information

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)