datasheets.com EBN.com EDN.com EETimes.com Embedded.com PlanetAnalog.com TechOnline.com  
Events
UBM Tech
UBM Tech

Product Review

KaiSemi replaces end-of-life ASICs and FPGAs with functionally identical chips

Clive Maxfield
8/9/2011 10:53 AM EDT

Comment


yehudaby@kaisemi.com

8/10/2011 5:44 AM EDT

Hello Jg...

In regard to your first comment, as far as we know today ...

More...



jg_

8/10/2011 12:55 AM EDT

Other companies have been doing this for years..
eg Atmel have FPGA ...

More...

KaiSemi is a fabless semiconductor vendor that specializes in selling replacement chips based on automated conversions. The company's conversions portfolio includes FPGA-to-ASIC, multichip-to-ASIC, ASIC-to-ASIC, and DSP algorithm-to-ASIC.

The folks at KaiSemi have launched a service that replaces end-of-life ASICs and FPGAs with functionally identical chips, by automatically converting the old components into functionally identical ASIC devices

KaiSemi's business model is based on selling drop-in replacement chips at a reduced cost with no NRE, based on quantities. Each FPGA-to-ASIC conversion project, including its one-time ASIC expenses, is set to remain significantly cheaper than the original FPGA chip order.

KaiSemi’s End-of-Life solution is available immediately worldwide. It is based on KaiSemi’s proprietary conversion technology, which is able to automatically convert any FPGA or ASIC chip into a functionally identical ASIC device. KaiSemi receives the customer’s netlist and converts it quickly and automatically into a functionally identical ASIC netlist. KaiSemi eventually proceeds to tape out, manages the entire manufacturing and shipping processes and provides the customer with a functionally identical, drop-in ASIC replacement chip, within up to 20 weeks.
 
KaiSemi's technical breakthrough is an automated conversion tool and process which were developed by a team whose track record includes more than 500 successful conversions. The unique in-house tool performs an automated conversion directly from the original netlist into a functionally-identical ASIC gate-level netlist, using a large preinstalled embedded database of various fab processes and libraries. The technology enabled KaiSemi to approach companies in America, Europe and Asia with a risk-free full turnkey ASIC solution, which requires no engineering resources on behalf of the customer ("Zero NRE").
 

"As process geometries become smaller, and the lifecycles of products and technologies become shorter, more hardware companies face end-of-life problems”, said Tomer Kabakov, VP Sales and Marketing at KaiSemi. “This is where we can provide KaiSemi’s support. We are able to supply a pin-to-pin, functionally identical ASIC chip, based on the netlist of the obsolete component. The KaiSemi flow is automatic and transparent to the customer”.

For more information, please contact Tomer Kabakov, VP Sales and Marketing, KaiSemi Ltd., +972-52-5972106, tomerk@kaisemi.com or visit the KaiSemi website www.kaisemi.com


If you found this article to be of interest, visit Programmable Logic Designline where you will find the latest and greatest design, technology, product, and news articles with regard to programmable logic devices of every flavor and size (FPGAs, CPLDs, CSSPs, PSoCs...).

Also, you can obtain a highlights update delivered directly to your inbox by signing up for my weekly newsletter – just Click Here to request this newsletter using the Manage Newsletters tab (if you aren't already a member you'll be asked to register, but it's free and painless so don't let that stop you [grin]).




Max the Magnificent

8/9/2011 11:02 AM EDT

I know that this sounds "too good to be true" (just taking the FPGA gate-level netlist and running with it) ... but I talked to the folks at KaiSemi some time ago and they had good answers for everything I was doubtful about...

Sign in to Reply



jg_

8/10/2011 12:55 AM EDT

Other companies have been doing this for years..
eg Atmel have FPGA Conversion ULC.

The devil is in the details, and missing from the press fluff, is the volumes needed for 'Zero NRE'.

Sign in to Reply



yehudaby@kaisemi.com

8/10/2011 5:44 AM EDT

Hello Jg...

In regard to your first comment, as far as we know today no one is doing exactly what we are doing. It took years of continuous development to get to this day. What others are said to be doing - which can be easily checked by contacting them and requesting a post-compilation netlist conversion - is simple old gate level conversions from old FPGAs. But today the netlists which come out of the latest tools of ALTERA & XILINX are Not gate-level netlists. They are much more complex and include high level cell blocks with "endless" combinations of configurable logic and LUTs. We know Atmel for many years since our days in Orbit Semi, Flextronics Semi and AMI Semi.

Regarding your second comment, you are completely correct, it's all about the volumes, as nothing is really for free. But you are mistaken in one major thing which you missed: the volumes today can go down to one lot of wafers and still cover all the expenses while achieving half the price of the FPGA volumes cost.

For more detailed information please see our web site: www.kaisemi.com and especially the FAQ section: http://kaisemi.com/index.php/solutions/frequentlyaskedquestions


Kind Regards,
Yehuda Ben-Yaish

VP Engineering, KaiSemi Ltd.

Sign in to Reply



Please sign in to post comment

Navigate to related information

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Browse the technical library
Our technical library houses over 4,000 high-quality sponsored white papers, application notes, reference guides, use cases—all organized by company.