Breakthrough automatic partitioning tool from Flexras Technologies

I sooooo wish that I was going to the Design Automation Conference (DAC) this year (3–7 June 2012 at the Moscone Center in San Francisco), because I'm hearing so many exciting things. For example…

…the folks at Flexras Technologies, an EDA company specializing in partitioning for FPGA-based prototyping, will be demonstrating their Wasga Compiler, a software tool that boosts multi-FPGA design performance.

The guys and gals from Flexras proudly boast that "Wasga Compiler is unique and is the first timing-driven, multi-FPGA partitioning software for ASIC and SoC prototyping. It typically delivers a 10X clock frequency increase, runs blazingly fast, handles multi-billion ASIC gates equivalents designs, and maps them to any Altera or Xilinx board, whether it’s off-the-shelf or custom."

Now, you can’t tell me that this isn’t exciting. It seems that the Wasga Compiler automatically partitions large designs onto multiple FPGAs while addressing chip resources, connectivity, and the clock frequency constraints required for running software applications in near real time. It maximizes prototyping system performance and solves hardware/software validation bottlenecks of next generation SoCs to help meet the time-to-market challenges.

“Multi-FPGA platforms are heavily used for ASIC and SoC rapid prototyping. Existing tools notoriously fail the complex partitioning challenge. Verification engineers still rely on a cumbersome manual partitioning methodology,” remarked Hayder Mrabet, Flexras’ CEO. “Wasga Compiler complements FPGA-based SoC prototyping with high performance automatic partitioning. Engineers benefit from high clock frequencies, fast execution time, and unlimited design capacity. Wasga Compiler just makes the multi-FPGA designer’s life easier.”

Flexras at the Design Automation Conference (DAC)
Flexras will demonstrate Wasga Compiler at DAC Booth #2810 9am-6pm, June 4-6, 2012, Moscone Center, San Francisco.


User Track Poster Session: FPGA-Based ASIC Prototyping
Wednesday, June 6, 2012 from 12:30pm-1:30pm, Room 105 (Exhibit Floor)
Co-authored by Flexras and Xilinx, this paper covers how the Wasga Compiler supports the latest Virtex-7 multi-die FPGAs for ASIC and SoC Rapid Prototyping.

Availability
The Wasga Compiler is available now. For pricing please email sales@flexras.com

About Flexras
Flexras Technologies develops and commercializes EDA partitioning tools for the FPGA and SoC market. Flexras proprietary and proven timing-driven partitioning technology are used by world leading semiconductor manufacturers and licensed by a worldwide emulator provider. Flexras addresses growing SoCs development complexity and risks by accelerating cost effective rapid prototyping with multi-FPGA-based systems. Flexras Technologies SAS is headquartered in Paris-Saint Denis France. For more information, please visit www.flexras.com

---

If you found this article to be of interest, visit Programmable Logic Designline where – in addition to my Max's Cool Beans blogs – you will find the latest and greatest design, technology, product, and news articles with regard to programmable logic devices of every flavor and size (FPGAs, CPLDs, CSSPs, PSoCs...).

Also, you can obtain a highlights update delivered directly to your inbox by signing up for my weekly newsletter – just Click Here to request this newsletter using the Manage Newsletters tab (if you aren't already a member you'll be asked to register, but it's free and painless so don't let that stop you [grin]).

Last but certainly not least, make sure you check out the daily discussions and other information resources at All Programmable Planet, where we cover everything of interest in "Programmable Space" for everyone from beginners to experts, hardware designers and software developers, and system designers.