The folks from Aldec
have announced the immediate availability of Active-HDL 9.2, an HDL-based FPGA Design and Simulation solution that now offers flexible file management to allow engineers to effortlessly manage complex FPGA projects.
This powerful concept enables designers to create project structures compatible with FPGA synthesis and place and route tools – allowing one common project structure to be used between multiple vendor tools.
Team-based design features are also interwoven with the new file management feature to allow the design environment to be set up quickly, even when team members work from multiple locations.“Active-HDL supports FPGA devices from Altera, Atmel, Lattice, Microsemi (Actel), Tabula, Quicklogic, and Xilinx among many others,”
said Satyam Jani, Aldec Software Division Product Manager, “This release of Active-HDL will bring clarity to the FPGA design flow as we allow users to customize and manage the project structure around multiple vendor tools.” Simulation performance
Active-HDL continues to dominate the FPGA market with powerful simulation performance, debugging tools and language support for VHDL 2008 and SystemVerilog(Design). Continued simulation performance optimizations from release to release enable users to benefit from faster simulation as the size of FPGA designs continues to grow. Superior automation
As more designs are reused, Active-HDL now offers a powerful Net-Optimizer feature that allows the auto-routing of nets with the block diagram editor and removes all redundant net segments to deliver cleaner designs for documentation and visualization. Active-HDL 9.2 also introduces Mouse Gestures to improve the productivity of designers by enabling the execution of common tasks with a simple movement of the mouse. Learn more…Click Here
for additional information about Active-HDL 9.2 including a What’s New presentation, Resources, and free Evaluation Download. Popular Active-HDL videos are also available on YouTube by Clicking Here
. Pricing and availability
Customers with a current maintenance contract are eligible to update to the latest release at no cost. New customers and customers without current maintenance contracts are invited to contact a local Aldec Distributor
for more information.
If you found this article to be of interest, visit Programmable Logic Designline
where – in addition to my Max's Cool Beans
blogs – you will find the latest and greatest design, technology, product, and news articles with regard to programmable logic devices of every flavor and size (FPGAs, CPLDs, CSSPs, PSoCs...).
Also, you can obtain a highlights update delivered directly to your inbox by signing up for my weekly newsletter – just Click Here
to request this newsletter using the Manage Newsletters tab (if you aren't already a member you'll be asked to register, but it's free and painless so don't let that stop you [grin]).