Aldec-Altera free DO-254 Webinar

In this webinar, Aldec will demonstrate how you can verify all FPGA-level requirements by test. All of the requirements verified during simulation can be repeated and verified in the target device. Aldec will also demonstrate a unique solution that enables requirements-based test by reusing the testbench as test vectors for testing the device at speed.

Altera will also share insights into the market trends observed from different applications and discuss some solution strategies that address system reliability concerns. Using the Altera-Aldec partnership as an example, Altera invites collaboration and partnership to address the industry needs.

Session 1 - United States
Date: September 27, 2012
Time: 11:00 am - 12:00 pm PDT
Click Here to register

Session 2 - Europe
Date: September 27, 2012
Time: 3:00 pm - 4:00 pm CET
Click Here to register


Agenda:

• DO-254 verification process
• Challenges in verifying FPGA-level requirements by test
• How to increase verification coverage by test with DO-254/CTS
• Robustness testing
• Altera-Aldec verification flow
• Live demo of at-speed testing of Altera's Cyclone® III FPGA
• Altera industry insights and observation
• Q & A

---

If you found this article to be of interest, visit Programmable Logic Designline where – in addition to my Max's Cool Beans blogs – you will find the latest and greatest design, technology, product, and news articles with regard to programmable logic devices of every flavor and size (FPGAs, CPLDs, CSSPs, PSoCs...).

Also, you can obtain a highlights update delivered directly to your inbox by signing up for my weekly newsletter – just Click Here to request this newsletter using the Manage Newsletters tab (if you aren't already a member you'll be asked to register, but it's free and painless so don't let that stop you [grin]).