Carbon and Arteris team to simplify chip design

Carbon Design Systems and Arteris have released a Carbon Performance Analysis Kit (CPAK) that features an Arteris network-on-chip (NoC) interconnect. The CPAK contains multiple elements to enhance designer productivity. In addition to a 100% accurate model of the Arteris FlexNoC interconnect, the CPAK also contains accurate models of the ARM Cortex-A9 processor and ARM PL310 L2 cache controller. Multiple traffic generators configured as both producers and consumers are also included to drive and receive AXI traffic. 

The performance analysis kit comes complete with software to configure the components and execute system stress tests. A ported version of EEMBC’s CoreMark benchmark is also included to further exercise the system. The CPAK can be used immediately after download for architectural exploration or firmware development.  Designers can also customize any of the supplied components to meet the specifications of their own system on chip (SoC) design.

The CPAK is available for immediate download on the Carbon IP Exchange web portal (www.carbonipexchange.com) and executes in Carbon’s SoCDesigner Plus virtual prototype environment.

Brian Bailey – keeping you covered

---

If you found this article to be of interest, visit EDA Designline where you will find the latest and greatest design, technology, product, and news articles with regard to all aspects of Electronic Design Automation (EDA).

Also, you can obtain a highlights update delivered directly to your inbox by signing up for the EDA Designline weekly newsletter – just Click Here to request this newsletter using the Manage Newsletters tab (if you aren't already a member you'll be asked to register, but it's free and painless so don't let that stop you).