datasheets.com EBN.com EDN.com EETimes.com Embedded.com PlanetAnalog.com TechOnline.com  
Events
UBM Tech
UBM Tech

Product Brief

Altera DSP tools get big performance boost

Kenton Williston
6/30/2008 12:00 AM EDT
For a related how-to article, see Timing-driven Simulink FPGA synthesis.

San Jose, CA—Altera Corporation's DSP Builder 8.0, the first tool to generate timing-optimized RTL code from Simulink designs. While Altera and its competitors have offered DSP synthesis tools for several years, DSP Builder 8.0 offers several unique features that boost performance. Specifically, DSP Builder 8.0 automatically adds pipelined stages and registers to meet user-specified clock rates, and implements time division multiplexing to share resources such as multipliers. DSP Builder 8.0 also supports design scaling, allowing designers to quickly change the number of channels processed by filters and other blocks.

DSP Builder 8.0 targets functions such as digital upconversion (DUC), downcoversion (DDC), crest factor reduction (CFR) and digital predistortion (DPD). DSP Builder version 8.0 includes design examples for multi-antenna, multi-carrier WiMAX and WCDMA DUC and DDC designs.

DSP Builder 8.0 is available now. For more information, see www.altera.com/pr/dsp.





Please sign in to post comment

Navigate to related information

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Browse the technical library
Our technical library houses over 4,000 high-quality sponsored white papers, application notes, reference guides, use cases—all organized by company.