Product Brief

Berkeley, Solido claim faster IC variation analysis

Anne-Francoise Pele
1/27/2010 2:40 AM EST
PARIS — EDA companies Berkeley Design Automation Inc. and Solido Design Automation Inc. have validated a flow for rapid reduction in variation risk in nanometer designs at the transistor level.

Partners specified that Berkeley's Analog FastSpice (AFS) unified circuit verification platform is used as the simulation engine in Solido's Variation Designer. The result is variation analysis capabilities that enable designers to rapidly reduce variation risk.

Berkeley's AFS Platform is a unified circuit verification platform for analog, mixed-signal, and RF (AMS/RF) design teams. It is claimed to deliver SPICE accuracy, 5x-20x higher performance, >10M-element capacity, and advanced analyses.

Variation Designer, Solido (San Ramon, Calif.) noted, provides a scalable and extensible solution for solving problems created by process variation in nanometer designs at the transistor level.



Please sign in to post comment

Navigate to related information

Jobs sponsored by

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Browse the technical library
Our technical library houses over 4,000 high-quality sponsored white papers, application notes, reference guides, use cases—all organized by company.

Feedback Form