datasheets.com EBN.com EDN.com EETimes.com Embedded.com PlanetAnalog.com TechOnline.com  
Events
UBM Tech
UBM Tech

Product Brief

Avery DDR4 and DFI-PHY Verification IP

Kristin Lewotsky
4/2/2012 11:18 AM EDT

Comment


Dr DSP

5/11/2012 3:11 PM EDT

Seems like a very complete library of various memory access patterns needs to be ...

More...

A suite of verification IP gives memory suppliers the tools they need to develop products for the DDR4 standard. The Avery Design Systems DDR-Xactor VIP provides DDR and LPDDR memory models and a complete DFI-PHY verification solution.

The IP includes:

  • SDRAM memory chip and DIMM models
  • DFI-PHY model
  • Simple AXI-based memory controller model
  • Compliance test suite
  • Timing and protocol checks
  • DFI and JEDEC protocol analyzer trackers

Models and compliance test suites are developed in SystemVerilog and support UVM, OVM, and VMM environments.  

Memory models support all speed modes and configurations, with parameter files for the major SDRAM vendors including Samsung, Hynix, and Micron. Memory models support a full SDRAM/DIMM user API with a variety of advanced features such as:

  • Clock jitter
  • Random DQS timing
  • CRC/parity error injection
  • Backdoor access to DDR chip and DIMM memory locations
  • Callbacks and analysis ports for memory access and state transitions

DFI-compliant PHY verification is performed using the Avery-provided plug-and-play test bench and compliance test suite focusing on DFI functional requirements such as reset, write leveling, refresh, power down, frequency change, and PHY update.

SoC/memory controller verification is performed using the Avery DDR chip/DIMM memory models to test memory controller functions such as memory refresh and control modes such as DDR4's PDA and modereg readout.

DDR-Xactor supports the JEDEC SDRAM standards including DDR4 (version 0.9) and DDR3, the JEDEC mobile memory standards including LPDDR3 and LPDDR2, and DRAM module standards.  DDR-Xactor also supports the DFI-PHY 2.1 and 3.0 standards.

For more information, go to www.avery-design.com.

___________________________

Did you find this article of interest? Then visit the Memory DesignLine, where we update daily with design, technology, product, and news articles tailored to fit your world. Too busy to go every day? Sign up for our newsletter to get the week's best items delivered to your inbox. Just click here and choose the "Manage Newsletters" tab.




Dr DSP

5/11/2012 3:11 PM EDT

Seems like a very complete library of various memory access patterns needs to be included. Any details on what kind of patterns are available?

Sign in to Reply



Please sign in to post comment

Navigate to related information

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Browse the technical library
Our technical library houses over 4,000 high-quality sponsored white papers, application notes, reference guides, use cases—all organized by company.