- Products
- Product Reviews
- Product How Tos
- New Product Releases
- Product Categories
Vendor Product
Docea Power Products
Brian Bailey6/13/2012 9:47 AM EDT
Tell us What You Think
We want to know what you thought about this Product. Let us know by adding a comment.
Docea Power
The company develops and commercializes a new generation of methodology and tools for enabling faster and more reliable power and thermal modeling at the system level.
Products
Aceplorer - ESL solution to model, simulate and explore power and thermal aspects of your architecture. The solution allows to capture use cases and explore all possible power management strategies, including multiple voltage domains modeling, DPM (dynamic power management), DVFS (dynamic voltage-frequency scaling), clock gating, retention mode, and identify the best configuration for the application use cases. Use of high level power reduction techniques such as multi-level clock gating can be modeled at ESL.
Website http://www.doceapower.com/
Related Articles
Opinion: Challenges and techniques to meet power budget in complex systems
This posting is part of the EDA Designline power series and is archived and updated. The root is accessible here. Please send me any updates, additions, references, white papers or other materials that should be associated with this posting. Thank you for making this a success - Brian Bailey.
The company develops and commercializes a new generation of methodology and tools for enabling faster and more reliable power and thermal modeling at the system level.
Products
Aceplorer - ESL solution to model, simulate and explore power and thermal aspects of your architecture. The solution allows to capture use cases and explore all possible power management strategies, including multiple voltage domains modeling, DPM (dynamic power management), DVFS (dynamic voltage-frequency scaling), clock gating, retention mode, and identify the best configuration for the application use cases. Use of high level power reduction techniques such as multi-level clock gating can be modeled at ESL.
Website http://www.doceapower.com/
Related Articles
Opinion: Challenges and techniques to meet power budget in complex systems
This posting is part of the EDA Designline power series and is archived and updated. The root is accessible here. Please send me any updates, additions, references, white papers or other materials that should be associated with this posting. Thank you for making this a success - Brian Bailey.
Navigate to related information
Most Popular
Datasheets.com Parts Search
185 million searchable parts
(please enter a part number or hit search to begin)
Browse the technical library
Our technical library houses over 4,000 high-quality sponsored white papers, application notes, reference guides, use cases—all organized by company.
Our technical library houses over 4,000 high-quality sponsored white papers, application notes, reference guides, use cases—all organized by company.

