datasheets.com EBN.com EDN.com EETimes.com Embedded.com PlanetAnalog.com TechOnline.com  
Events
UBM Tech
UBM Tech

Product Brief

SST memory optimizes NAND flash for both code, data storage

Jack Shandle
7/12/2007 12:36 PM EDT
Silicon Storage Technology (SST) is sampling the first solution based its All-in-OneMemory technology that simplifies system design and accelerates time-to-market.

The SST88VP1107 is the only single-bus, single-package solution that offers a completely managed memory subsystem in a 10mm x 13mm x 1.4mm LBGA package.

With code storage (NOR), data storage (NAND) and system RAM (PSRAM) functions all on a single PSRAM bus, the SST88VP1107 is well suited for applications that need high-density memory with enhanced performance, superior quality and high reliability.

By blending the key benefits of NOR, NAND and RAM in a unified architecture, the SST88VP1107 comes configured with 512 KByte instant-on boot NOR, 128 MByte execute-in-place (XIP) code storage, 120 MByte data storage and 12 MByte system RAM for mobile and embedded applications.

By leveraging SST's Pseudo-NOR (PNOR) technology, All-in-OneMemory optimizes the use of NAND flash for both code and data storage, eliminating the need for costly high-density NOR.

The PNOR area provides 128 MByte XIP code storage and emulates high-density NOR by using NAND as nonvolatile storage and PSRAM as cache. In the SST88VP1107, 4 MBytes of PSRAM is configured as cache for the PNOR area.

Caching NAND flash content helps extend endurance and improve reliability of NAND flash by minimizing direct read/write access to the NAND flash. The inherent demand paging scheme of the cache also eliminates the need for shadowing XIP code, thus reducing the size of required built-in system RAM.

The SST88VP1107 offers a memory-mapped ATA (mATA) area providing 120 MBytes of data storage on the PSRAM bus, eliminating the need for an ATA physical interface. In addition, the SST88VP1107 offers a built-in Flash File System (FFS), Memory Management Unit (MMU) and hardware Error Checking and Correcting (ECC) engine.

The hardware ECC engine corrects up to 8 random-bit errors and is tailored for advanced multi-level cell (MLC) and single-level cell (SLC) NAND technology. Together, the FFS, MMU and the ECC engine make the NAND flash memory management transparent to the host system, thus eliminating the need for additional hardware and software on the host, and reducing the effort and time required for software development.

SST plans to expand the All-in-OneMemory product family with other products sharing the same footprint and pin assignment for easy scalability. Although the SST88VP1107 comes with factory default configurations suitable for most applications, it can also be easily re-configured to meet special application requirements.

Samples of the SST88VP1107 are available now. Pricing for the SST88VP1107 starts at $17.00 in 10K unit quantities.

More information is available at www.sst.com.





Please sign in to post comment

Navigate to related information

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Browse the technical library
Our technical library houses over 4,000 high-quality sponsored white papers, application notes, reference guides, use cases—all organized by company.