Product Brief

UltraFlat process for vertical probe card applications

Colin Holland
1/5/2012 1:29 PM EST

Tell us What You Think

We want to know what you thought about this Product. Let us know by adding a comment.

ADD A COMMENT >

The UltraFlat process from Multitest is designed to meet the requirements of high parallel vertical probe card applications.

For applications such as DDR3 memory, the requirements for the flatness of boards at wafer level testing become crucial. For optimizing MLO/MLC attachments and contact element interfaces, a better surface is needed. Additionally, flatter PCBs require less compliance from the probe interface and reduce interface wear.

Leveraging the knowledge of PCB stack up engineering and PCB construction, Multitest developed the UltraFlat process to meet these requirements. It allows for a  tight overall flatness tolerance to be maintained by removing the bow/twist in the PCB. Unlike "flat-baking" that provides a temporarily flat PCB, Mutltitest’s UltraFlat process provides a permanent overall flatness for the PCB. This enables Multitest to typically be able to comply with bow/twist requirements of 1.0 percent.


---------------------------------------------------------------

If you found this article to be of interest, visit the Test & Measurement Designline where you will find links to relevant technical articles, blogs, new products and news.

You can also get a weekly newsletter highlighting the latest developments in this sector - just Click Here to request this newsletter using the Manage Newsletters tab - if you aren't already a member you'll be asked to register.




Please sign in to post comment

Navigate to related information

Featured Job On
Scroll for More Jobs

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Browse the technical library
Our technical library houses over 4,000 high-quality sponsored white papers, application notes, reference guides, use cases—all organized by company.