Designers ponder unified data transport era
Designers of multigigabit transceiver and serializer/deserializer chips have argued for nearly a decade that, as backplanes, fabrics and in-system interconnects reach speeds of 2 to 10 Gbits/second, the design problems will be similar whether the interconnect goal is interchip links, unified backplanes or board-to-board I/O.