network logoeetimestechonlineembedded
United Business Media EE Times


Search

HOMEMARKET INTELLIGENCE UNITFORUMSDESIGNNEW PRODUCTSCAREERSBLOGSCONTACTEVENTSSIGN UP!RSSMost Popular contentTrusted Sources

 


Network Processor Design
Print this article Email this article Reprints RSS Digital Edition

EE Times
(08/02/2002 2:21 PM EDT)


Developers must balance NPU programmablity and performance issues
Developing a really bad case of "dj vu" right now are developers in the newly emerging market for embedded networking who were working in the decade just after the introduction of the microprocessor in the early 1970s.


  • Packets challenge next-gen nets
  • Programmable NPUs 'edge' out ASICs


  • Selecting an appropriate programming model
  • Packet processing needs balance between architecture, network
  • Modular design framework allows network processor software reuse
  • Network processors need a new programming methodology
  • A case for using a specialized language for NPU Design






    •   Free Subscription to EE Times
    First Name Last Name
    Company Name Title
    Email address
      Click here for your Free Subscription to EETimes Europe
    		 
    CAREER CENTER
    Looking for a new job?
    SEARCH JOBS
    SPONSOR

    RECENT JOB POSTINGS
    CAREER NEWS
    SRC Expands R&D Centers
    The Semiconductor Research Corp has added a new center to its university R&D efforts.

    For more great jobs, career related news, features and services, please visit EETimes' Career Center.


    All White Papers »   

    		 
    Education and
    Learning


    Learn Now:



    Home | About | Editorial Calendar | Feedback | Subscriptions | Newsletter | Media Kit | Contact | Reprints|  RSS|   Digital|  Mobile
    Network Websites
    International
    Network Features




    All materials on this site Copyright © 2009 TechInsights, a Division of United Business Media LLC All rights reserved.
    Privacy Statement | Terms of Service | About