Asychronous design gets a second look
As system-on-chip (SoC) designs grow larger, designers must grapple with serious global
timing problems, the effect of wire loading and timing delays and the performance hit
associated with supporting on-chip communications between different clock domains.
RSS
