United Business Media EE Times


Search

HOMEMARKET INTELLIGENCE UNITFORUMSDESIGNNEW PRODUCTSCAREERSBLOGSCONTACTEVENTSSIGN UP!RSSMost Popular contentTrusted Sources

 


High-Speed Design
Print this article Email this article Reprints RSS Digital Edition

EE Times



Designers weigh in on the 6.25-Gbit/s move
While "gigahertz processors" are using 400-MHz external clocks with internal multipliers to obtain 1.2- or 1.6-GHz clock rates, that doesn't mean system designers aren't experiencing problems with data pumping.


  • Data interface key to future apps
  • Building a 6.25-Gbit/s backplane
  • LVDS ups A/D converter data rates


  • Buffers minimize jitter in clock distribution, differential signal lines
  • Active channels replace passive interconnects to meet high-speed demands
  • Topologies crucial for new backplane designs, architectures

  • Standards are key to optimizing high-speed data bus communications

  • Interactive tools enable "what if" experiments with high-speed clocks






  •   Free Subscription to EE Times
    First Name Last Name
    Company Name Title
    Email address
      Click here for your Free Subscription to EETimes Europe
     
    CAREER CENTER
    Looking for a new job?
    SEARCH JOBS
    SPONSOR

    RECENT JOB POSTINGS
    CAREER NEWS
    SRC Expands R&D Centers
    The Semiconductor Research Corp has added a new center to its university R&D efforts.

    For more great jobs, career related news, features and services, please visit EETimes' Career Center.


    All White Papers »   

     
    Education and
    Learning


    Learn Now:












    Home | About | Editorial Calendar | Feedback | Subscriptions | Newsletter | Media Kit | Contact | Reprints|  RSS|   Digital|  Mobile
    Network Websites
    International
    Network Features




    All materials on this site Copyright © 2009 TechInsights, a Division of United Business Media LLC All rights reserved.
    Privacy Statement | Terms of Service | About