United Business Media EE Times


Search

HOMEMARKET INTELLIGENCE UNITFORUMSDESIGNNEW PRODUCTSCAREERSBLOGSCONTACTEVENTSSIGN UP!RSSMost Popular contentTrusted Sources

 


Design Tools
Print this article Email this article Reprints RSS Digital Edition

EE Times



Tools address the whole package
As IC speeds continue to climb well into the gigahertz range, system designers are finding that the new obstacles they must overcome to interconnect ICs to packages and packages to printed-circuit boards are blocking their ability to fully utilize these increases in chip speed.


  • Passive integration activates wireless
  • Start thinking out of known 'design box'
  • Co-design strategies tame PC system bus
  • Methodology enshrines IC, package and pcb
  • Speedy FPGAs need IC/package co-design


  • Unified data model brings signal integrity
  • Concurrent FPGA/board co-design ties in
  • Signal integrity key for Gbit interconnects






  •   Free Subscription to EE Times
    First Name Last Name
    Company Name Title
    Email address
      Click here for your Free Subscription to EETimes Europe
     
    CAREER CENTER
    Looking for a new job?
    SEARCH JOBS
    SPONSOR

    RECENT JOB POSTINGS
    CAREER NEWS
    SRC Expands R&D Centers
    The Semiconductor Research Corp has added a new center to its university R&D efforts.

    For more great jobs, career related news, features and services, please visit EETimes' Career Center.


    All White Papers »   

     
    Education and
    Learning


    Learn Now:












    Home | About | Editorial Calendar | Feedback | Subscriptions | Newsletter | Media Kit | Contact | Reprints|  RSS|   Digital|  Mobile
    Network Websites
    International
    Network Features




    All materials on this site Copyright © 2009 TechInsights, a Division of United Business Media LLC All rights reserved.
    Privacy Statement | Terms of Service | About