SoC technical difficulties ahead; stand by
Despite the assurances of foundries, ASIC vendors and tool suppliers that the problems with 130-nanometer CMOS are well in hand and that 90 nm is ready to use, there is a rumbling of voices from experienced design teams that not all is well.