United Business Media EE Times


Search

HOMEMARKET INTELLIGENCE UNITFORUMSDESIGNNEW PRODUCTSCAREERSBLOGSCONTACTEVENTSSIGN UP!RSSMost Popular contentTrusted Sources

 


ASIC/SoC
Print this article Email this article Reprints RSS Digital Edition

EE Times



ASICs becoming SoCs
One of the most frequent statements in conference keynotes this year is that ASIC development is too expensive: $20 million is frequently bandied about as the cost of an ASIC design.


  • API will bridge HW/SW design gap
  • Placement approach cuts SoC power needs
  • Front-end analysis accelerates ASIC flow
  • FPGA algorithm tunes gray, color images


  • Satellite modems structure Internet access
  • FPGA configures DSP core in imaging app
  • FPGA is platform for ASIC-based aero system






  •   Free Subscription to EE Times
    First Name Last Name
    Company Name Title
    Email address
      Click here for your Free Subscription to EETimes Europe
     
    CAREER CENTER
    Looking for a new job?
    SEARCH JOBS
    SPONSOR

    RECENT JOB POSTINGS
    CAREER NEWS
    SRC Expands R&D Centers
    The Semiconductor Research Corp has added a new center to its university R&D efforts.

    For more great jobs, career related news, features and services, please visit EETimes' Career Center.


    All White Papers »   

     
    Education and
    Learning


    Learn Now:












    Home | About | Editorial Calendar | Feedback | Subscriptions | Newsletter | Media Kit | Contact | Reprints|  RSS|   Digital|  Mobile
    Network Websites
    International
    Network Features




    All materials on this site Copyright © 2009 TechInsights, a Division of United Business Media LLC All rights reserved.
    Privacy Statement | Terms of Service | About