network logoeetimestechonlineembedded
United Business Media EE Times


Search

HOMEMARKET INTELLIGENCE UNITFORUMSDESIGNNEW PRODUCTSCAREERSBLOGSCONTACTEVENTSSIGN UP!RSSMost Popular contentTrusted Sources

 


Process trade-offs
Print this article Email this article Reprints RSS Digital Edition

EE Times
(02/11/2004 3:37 PM EST)


Process technology tradeoffs
Dealing with the frustrating design constraints of ultradeep-submicron technology is a lot like weeding a garden. No matter how much progress you make, the next day something new seems to pop up.


  • Designing analog circuits in CMOS
  • Designing radio systems for the future


  • Addressing packaging concerns of low-k silicon
  • Structured ASICs convert well to FPGAs
  • Surface waves measure stiffness of low-k materials






    •   Free Subscription to EE Times
    First Name Last Name
    Company Name Title
    Email address
      Click here for your Free Subscription to EETimes Europe
    		 
    CAREER CENTER
    Looking for a new job?
    SEARCH JOBS
    SPONSOR

    RECENT JOB POSTINGS
    CAREER NEWS
    SRC Expands R&D Centers
    The Semiconductor Research Corp has added a new center to its university R&D efforts.

    For more great jobs, career related news, features and services, please visit EETimes' Career Center.


    All White Papers »   

    		 
    Education and
    Learning


    Learn Now:



    Home | About | Editorial Calendar | Feedback | Subscriptions | Newsletter | Media Kit | Contact | Reprints|  RSS|   Digital|  Mobile
    Network Websites
    International
    Network Features




    All materials on this site Copyright © 2009 TechInsights, a Division of United Business Media LLC All rights reserved.
    Privacy Statement | Terms of Service | About