Processor Fits Into Pin-Limited Design
By Charles Minter, Gary Neben & Titus Smith
By What do designers do when faced with the unreasonable requests of their marketing department? They innovate.

Value of Verification Fits Survival Profile
By Harry Foster
By Achieving functional closure, or ensuring that designs meet their functional specification from RTL to final layout, continues to be one of the greatest challenges for today's ASIC and system-on-chip design teams.

Security Chip Design Speeds on to Silicon
By Hemanshu Bhatnagar, Neel Das and Satish Anand
By When we founded our company in September 2000, existing ASIC solutions were not keeping pace with the Internet infrastructure buildout, causing a performance bottleneck.

FPGA Is as Good as its Embedded Plan
By Paul Glover
By The inclusion of embedded processors in programmable-logic devices has enabled system-on-chip developers to benefit from the traditional time-to-market advantages of programmable logic.

Embedded EE Array Grows a BISTy Core
By Clifford R. Warren
By MI Semiconductor has developed for its smaller-geometry processes several types of nonvolatile memory macrocells, including a nonvolatile latch for situations that require a very small amount of nonvolatile memory;

Editorial: When the embedded system is a chip
By Ron Wilson
By From the days when an embedded system was built around a PDP-8 and a rack full of interface electronics, the species has had some distinctive traits.

Previous Month   Next Month  

Free Subscription to EE Times First Name Last Name Company Name Title Email address   Click here for your Free Subscription to EETimes Europe