REGISTER | LOGIN
Breaking News
Comment
MS243
User Rank
Author
Re: 30 May 2014 Live Chat
MS243   5/30/2014 1:51:26 PM
NO RATINGS
There are good FPGA verfication methods for VHDL(tool vendor independant) Verilog, and System Verilog -- It really depends on the type of V&V and Type of Design one is doing -- 

For Commercial Designs, Constrained Random, Bus Functional Models are possible with all of these.   There are open source, free but not open source, and paid tools for all these languages and methods



Like Us on Facebook