REGISTER | LOGIN
Breaking News
Comment
GeorgeHON
User Rank
Author
Re: Part II. Understanding the Role of Hardware Description Languages (HDLs)
GeorgeHON   12/11/2012 12:53:11 PM
NO RATINGS
In today's lecture, it was a bit unclear to me regarding slides 4, 5, 6 ... and later slide 12.  I agree what was said regarding slide 4 -- that at the end of execution, both registers will contain the value 6.  However, it appears to me that this is NOT the case for slide 5 with common clock (seems that registers will swap values with each clock cycle).  And what about slide 6 ... depends on whether the last 2 instructions are executed sequentially or concurrently ?  Similarly, for slide 12 (& slide 13).  With a common clock, what happens to blocks B, C, & D during the first 3 clock cycles until the pipeline is "loaded".  Are we to assign some initial conditions to the appropriate registers (during power-on-reset or equivalent) such that whatever values reside on the output registers are loaded into the successive register -- until the first 4 clock cycles are finally achieved ?  I am an analog engineer, dabbling here.  Thanks.



Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook