REGISTER | LOGIN
Breaking News
Comment
Max The Magnificent
User Rank
Author
Re: Part IV. Programming, Debugging, Verifying & Protecting Designs
Max The Magnificent   12/13/2012 12:52:25 PM
NO RATINGS
@Bobolicious: I think you have a big problem there -- if you don; tknow what's inside the design and have no way to access its registers, then you really are left just looking at the signals going in and coming out of the FPGA



Most Recent Comments
Olaf Barheine
 
realjjj
 
EELoser
 
realjjj
 
EELoser
 
realjjj
 
realjjj
 
perl_geek
 
sranje
Like Us on Facebook