@dave: serial with FPGA as master means that the FPGHA is in charge of loading a serial bitstream from the outside world (usually a Flash memory chip). Parallel with FPGA as master is the same, but using a multi-bit-wide bus
Parallel with FPGA as slave might be using an external MCU to load the configuration data into the FPGA... etc
Replay available now: A handful of emerging network technologies are competing to be the preferred wide-area connection for the Internet of Things. All claim lower costs and power use than cellular but none have wide deployment yet. Listen in as proponents of leading contenders make their case to be the metro or national IoT network of the future. Rick Merritt, EE Times Silicon Valley Bureau Chief, moderators this discussion. Join in and ask his guests questions.