Embedded Systems Conference
Breaking News
Comments
Newest First | Oldest First | Threaded View
Matthieu Wipliez
User Rank
Author
re: High-level synthesis, verification and language
Matthieu Wipliez   7/9/2014 4:02:17 PM
NO RATINGS
Interesting post, and indeed it makes much more sense to use SystemC than C, because to be synthesized into anything useful, you will have to rewrite a lot of code to the point that it won't really bear much resemblance to the original source. That said, writing SystemC code to design hardware is a PITA, and if you want to write something synthesizable by all vendors, you basically have to resort to RTL-like SystemC, which is about as ugly as it seems. Also, technically SystemC is not even a language, rather a huge pile of templates on top of C++ (which in itself is already pretty complex).

Why don't you use a modern language? A language that has first-class support for task-level parallelism and inter-task communications, that is a clean subset of the C syntax, without anything that makes no sense on hardware (like pointers and dynamic memory allocation). Oh and the compiler is open-source so you don't need to worry about us being acquired (like Forte and Synfora). Learn more at synflow.com and come discuss on our forum. Cheers!

Andyh
User Rank
Author
re: High-level synthesis, verification and language
Andyh   3/3/2010 7:31:40 PM
NO RATINGS
John, I agree with your position that verification of the architectural model should take place at a high level, not at RTL. Getting the verification flow right is where the biggest gains come from in moving to ESL design. However, Synfora offers this flow while maintaining design entry at the untimed C/C++ level. At this level, timing and parallelization is left to the compiler making the code easier to create and debug. In order to verify the architectural model at a high level PICO C Synthesis generates both bit accurate and thread accurate SystemC models to enable the superior verification flow that you outline. Readers can learn more at www.synfora.com Andy Haines



Radio
LATEST ARCHIVED BROADCAST
As data rates begin to move beyond 25 Gbps channels, new problems arise. Getting to 50 Gbps channels might not be possible with the traditional NRZ (2-level) signaling. PAM4 lets data rates double with only a small increase in channel bandwidth by sending two bits per symbol. But, it brings new measurement and analysis problems. Signal integrity sage Ransom Stephens will explain how PAM4 differs from NRZ and what to expect in design, measurement, and signal analysis.

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
Special Video Section
The LTC®6363 is a low power, low noise, fully differential ...
Vincent Ching, applications engineer at Avago Technologies, ...
The LT®6375 is a unity-gain difference amplifier which ...
The LTC®4015 is a complete synchronous buck controller/ ...
10:35
The LTC®2983 measures a wide variety of temperature sensors ...
The LTC®3886 is a dual PolyPhase DC/DC synchronous ...
The LTC®2348-18 is an 18-bit, low noise 8-channel ...
The LT®3042 is a high performance low dropout linear ...
Chwan-Jye Foo (C.J Foo), product marketing manager for ...
The LT®3752/LT3752-1 are current mode PWM controllers ...
LED lighting is an important feature in today’s and future ...
Active balancing of series connected battery stacks exists ...
After a four-year absence, Infineon returns to Mobile World ...
A laptop’s 65-watt adapter can be made 6 times smaller and ...
An industry network should have device and data security at ...
The LTC2975 is a four-channel PMBus Power System Manager ...
In this video, a new high speed CMOS output comparator ...
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...