Design Con 2015
Breaking News
Comments
Newest First | Oldest First | Threaded View
GalGilat
User Rank
Rookie
re: FPGA-to-ASIC conversion with zero NRE
GalGilat   9/25/2010 11:40:30 AM
NO RATINGS
Hi, Minimum quantity and price are mainly defined by 2 categories: 1) Targeted die size, and 2) targeted Fab-process. Theses 2 categories are much different from design to design and have great impact on price as well as on minimum quantity. Therefore, KaiSemi offers a RFQ for a customer to fill, according which KaiSemi performs a quick calculates of die size and required optimized fab-process, and provide a quote for the specific design. The RFQ consists of 10 simple questions about your FPGA design (as Max Frequency, used LUT amount, etc) that are informed on the FPGA report files. In order to have a quote, considering min-quantities, please fill the RFQ on this link: http://www.kaisemi.com/index.php/contact-us/get-a-quick-quote For the given example of VIRTEX-5, depending on its type and size and also design frequncy, minimum quantity is about 1K and up. Nevertheless, for having an accurate answer, you'll need to follow the link and answer those 10 Qs. Best regards, Gal Gilat KaiSemi

ROBOTA
User Rank
Rookie
re: FPGA-to-ASIC conversion with zero NRE
ROBOTA   9/20/2010 2:33:16 AM
NO RATINGS
Hi Mr. Gal, what is the minimum quantity for converting, say, a system based on a VIRTEX-5? Rgds, Paulo

GalGilat
User Rank
Rookie
re: FPGA-to-ASIC conversion with zero NRE
GalGilat   9/16/2010 2:24:41 PM
NO RATINGS
Hi regarding (1) timing and (2) RAMs: 1) Timing is closed pretty easy, because FPGAs technology has a huge overhead in timing, because in FPGAs you have huge amount of routing, junctions, fan-out buffers, on the nets and also on the clock tree. When you go to an ASIC hardening the clock tree is dedicated to a design and achieve much better skew. Also the logic area is shrinked by around 90% which ease the timing as well. 2) RAM are replaced according their functional address space and not replaced according block by block. We use RAM compiler of a proven Fab library to create RAMs on standard fab processes. The RAM's sizes are created according the functional size of the used memory.

GalGilat
User Rank
Rookie
re: FPGA-to-ASIC conversion with zero NRE
GalGilat   9/16/2010 2:09:33 PM
NO RATINGS
Hi, Regarding Zero NRE, let me try to explain in short: Zero NRE is doable for 2 reasons: 1. On the business side, the target customers are those who require cost reduction where their quantities pass the breakeven point from which it is worthy to go to an ASIC. Calculating the chip price, we take into account all our one-time expenses and manufacturing expenses amortizing into the chip price. The chip price for the quantities over the minimum, including all the expenses will be cheaper than the FPGA part price. On top of that, we quote 2 prices: 1st year chip cost and 2nd year chip cost. chip cost on the 1st year chip cost need to cover all the one-time expenses (and it is a non cancellation order), and any other order chip cost has to cover just the manufacturing cost. Usually 1st order cost is already 40-50% cheaper, and 2nd order cost is 60-70% cheaper. So you get a cheaper chip with No NRE, based on quantities. And, today, min-quantities are not high. 2. On the technical aspect it stands for backing the functional guarantee that we give meaning paying only after prototypes are approved. The functional guarantee is enabled because there is no RTL touch, no human error on the automated conversion part and vast experience. Best, Gal

Max The Magnificent
User Rank
Blogger
re: FPGA-to-ASIC conversion with zero NRE
Max The Magnificent   9/7/2010 2:16:37 PM
NO RATINGS
Hi there -- re your questions -- I don't know the answers yet -- but keep the questions coming and when I get to talk with these folks I shall ask your questions and report back.

t.alex
User Rank
Rookie
re: FPGA-to-ASIC conversion with zero NRE
t.alex   9/6/2010 11:30:45 PM
NO RATINGS
This is so surprising! How can they resolve those timing related issues?

eewiz
User Rank
CEO
re: FPGA-to-ASIC conversion with zero NRE
eewiz   9/6/2010 4:15:46 AM
NO RATINGS
with Zero NRE!! Hard to believe. So after the conversion, if the timing cannot be closed then what will the tool do? Or incase I used a block RAM from the FPGA?

Max The Magnificent
User Rank
Blogger
re: FPGA-to-ASIC conversion with zero NRE
Max The Magnificent   8/31/2010 8:04:02 PM
NO RATINGS
I'd never heard of KaiSemi until now. Have you heard anything about them? Have you used them?



Most Recent Comments
Flash Poll
Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Book Review: Deadly Odds by Allen Wyler
Max Maxfield
11 comments
Generally speaking, when it comes to settling down with a good book, I tend to gravitate towards science fiction and science fantasy. Having said this, I do spend a lot of time reading ...

Martin Rowe

No 2014 Punkin Chunkin, What Will You Do?
Martin Rowe
1 Comment
American Thanksgiving is next week, and while some people watch (American) football all day, the real competition on TV has become Punkin Chunkin. But there will be no Punkin Chunkin on TV ...

Rich Quinnell

Making the Grade in Industrial Design
Rich Quinnell
14 comments
As every developer knows, there are the paper specifications for a product design, and then there are the real requirements. The paper specs are dry, bland, and rigidly numeric, making ...

Martin Rowe

Book Review: Controlling Radiated Emissions by Design
Martin Rowe
1 Comment
Controlling Radiated Emissions by Design, Third Edition, by Michel Mardiguian. Contributions by Donald L. Sweeney and Roger Swanberg. List price: $89.99 (e-book), $119 (hardcover).