At GateRocket.com the re-usability aspect is stressed, but that is not really a big factor in most designs. In fact, a guru once told me that he had never been able to re-use a hardware design.
A needed companion to this verification approach is a design entry/simulation flow based on modular design. If only there were a way to separate the functional design and simulation from the compile, synthesize, place & route, timing analysis, generate RTL morass.
Simply realizing that the FPGA consists of data flow and that "cloud" of combinatorial logic leads to data flow is easily understood and not error prone while control logic involves sequences of events and conditional events that are error prone. Boolean Algebra offers an accurate concise way to define control logic and can easily be simulated/interpreted directly to provide functional verification.
Connecting partitions/modules together with qualified names as OOP languages do for classes can produce designs that naturally migrate to the GateRocket methodology.
I have proposed a syntax for Boolean input and have a prototype simulator available.
We have known for some time that ASIC designs have experienced a gap between the available ASIC gates and the capability of design teams to verify them. The same is now true with advanced FPGAs but now the problem extends into the lab during design bring-up. I am looking forward to learning more about your challenges with FPGA Verification and Debug.
I must admit that ever since I first discovered GateRocket and their RocketDrive and RocketVision technologies I've been rather impressed. The idea that when you discover a problem in the design running in the physical device, you can re-run with most of the design in the physical FPGA and selected blocks in both the simulation world and the FPGA and compare the outputs of those blocks (and internal signals) to quickly spot where the discrepancies are coming from ... I wish I'd thought of that!
My Mom the Radio Star Max MaxfieldPost a comment I've said it before and I'll say it again -- it's a funny old world when you come to think about it. Last Friday lunchtime, for example, I received an email from Tim Levell, the editor for ...
A Book For All Reasons Bernard Cole1 Comment Robert Oshana's recent book "Software Engineering for Embedded Systems (Newnes/Elsevier)," written and edited with Mark Kraeling, is a 'book for all reasons.' At almost 1,200 pages, it ...