Breaking News
Comments
Newest First | Oldest First | Threaded View
KarlS
User Rank
Rookie
re: FPGAs advance, but verification challenges increase
KarlS   10/23/2010 5:55:48 PM
NO RATINGS
At GateRocket.com the re-usability aspect is stressed, but that is not really a big factor in most designs. In fact, a guru once told me that he had never been able to re-use a hardware design. A needed companion to this verification approach is a design entry/simulation flow based on modular design. If only there were a way to separate the functional design and simulation from the compile, synthesize, place & route, timing analysis, generate RTL morass. Simply realizing that the FPGA consists of data flow and that "cloud" of combinatorial logic leads to data flow is easily understood and not error prone while control logic involves sequences of events and conditional events that are error prone. Boolean Algebra offers an accurate concise way to define control logic and can easily be simulated/interpreted directly to provide functional verification. Connecting partitions/modules together with qualified names as OOP languages do for classes can produce designs that naturally migrate to the GateRocket methodology. I have proposed a syntax for Boolean input and have a prototype simulator available.

dorecchio
User Rank
Rookie
re: FPGAs advance, but verification challenges increase
dorecchio   10/18/2010 12:45:45 PM
NO RATINGS
We have known for some time that ASIC designs have experienced a gap between the available ASIC gates and the capability of design teams to verify them. The same is now true with advanced FPGAs but now the problem extends into the lab during design bring-up. I am looking forward to learning more about your challenges with FPGA Verification and Debug.

Max The Magnificent
User Rank
Blogger
re: FPGAs advance, but verification challenges increase
Max The Magnificent   10/18/2010 9:20:26 AM
NO RATINGS
I must admit that ever since I first discovered GateRocket and their RocketDrive and RocketVision technologies I've been rather impressed. The idea that when you discover a problem in the design running in the physical device, you can re-run with most of the design in the physical FPGA and selected blocks in both the simulation world and the FPGA and compare the outputs of those blocks (and internal signals) to quickly spot where the discrepancies are coming from ... I wish I'd thought of that!



EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Steve Wozniak Reacts to Latest iPhone
Max Maxfield
6 comments
Funnily enough, just a few days ago as I pen these words, I was chatting with my wife (Gina the Gorgeous) when she informed me that -- as a kid -- she had never played at making a ...

EDN Staff

11 Summer Vacation Spots for Engineers
EDN Staff
20 comments
This collection of places from technology history, museums, and modern marvels is a roadmap for an engineering adventure that will take you around the world. Here are just a few spots ...

Glen Chenier

Engineers Solve Analog/Digital Problem, Invent Creative Expletives
Glen Chenier
15 comments
- An analog engineer and a digital engineer join forces, use their respective skills, and pull a few bunnies out of a hat to troubleshoot a system with which they are completely ...

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
46 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Flash Poll
Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)