Breaking News
Comments
Newest First | Oldest First | Threaded View
edastech
User Rank
Rookie
Root cause of this comparison
edastech   6/4/2014 1:03:04 AM
NO RATINGS
What max has explained is very correct but if you Go to the root cause for this kind
of comparison Xilinx gives gate count information for thr  FPGA 
devices while selecting the capacity of logic for the same and here
starts the confusion when comparing with other vendors like Altera

Max The Magnificent
User Rank
Blogger
re: FPGAs: System gates or logic cells/elements?
Max The Magnificent   9/30/2011 3:06:51 PM
NO RATINGS
There are two totally different things here -- the number of LCs/LEs reflects the amount of logical functionality you can implement -- the process node impacts how fast the device will function (and how much power it will consume).

Willson
User Rank
Rookie
re: FPGAs: System gates or logic cells/elements?
Willson   9/30/2011 12:37:53 AM
NO RATINGS
So you mean that I just have to concern about the number of LEs/LCs, but what if those FPGAs were made with different manufacturing processing, for example, Xilinx Spartan-3 series are made with 90nm processing, and Altera Cyclone series are made with 130nm processing, how do I compare these devices?

SZA
User Rank
Rookie
re: FPGAs: System gates or logic cells/elements?
SZA   3/25/2011 3:49:00 PM
NO RATINGS
PS: Max I reached this article from your Design starts article (http://www.eetimes.com/design/programmable-logic/4214302/What-s-the-number-of-ASIC-versus-FPGA-design-starts-). I noticed you have bug in the cross URL in this article to that above. it crashes due to doubled ref (http://www.eetimes.com/electronics-blogs/other/4210768/%20http://www.eetimes.com/design/programmable-logic/4214302/What-s-the-number-of-ASIC-versus-FPGA-design-starts-)

SZA
User Rank
Rookie
re: FPGAs: System gates or logic cells/elements?
SZA   3/25/2011 3:42:15 PM
NO RATINGS
It is indeed head spinning, I made my PhD on FPGA architectures and always wondered about this strange comparison mystery and used to crush my head when people asked this question :). It is scientifically insane to compare like that!, particularly with heterogeneity (hard blocks), as you mentioned also. The near best thing one can really do is take design and dump it on ISE/Quartus...(often doable with no high effort). One will get rough idea which device of that vendor will/if/may best serve needs.

DrFPGA
User Rank
Blogger
re: FPGAs: System gates or logic cells/elements?
DrFPGA   11/22/2010 5:25:06 AM
NO RATINGS
Soon it will be the ASIC guys who start using LUTs instead of ASIC gates as they try and hang on to their shrinking market in a last ditvh effort to capture some of the bigger FPGA market. Won't that be funny...

Jan.Gray
User Rank
Rookie
re: FPGAs: System gates or logic cells/elements?
Jan.Gray   11/16/2010 6:14:04 PM
NO RATINGS
I agree. Sometimes #LUTs is not the critical resource. Perhaps your design is BRAM or DSP block limited. I recommend vendors quote an FPGA device capability vector e.g. (#LUTs, #BRAM, #DSP, etc.) and/or something more descriptive (#k-LUTs, k, LUT delay, #LUT-RAM, LUT-RAM size/#ports, #BRAM, BRAM size/#ports, #DSP, DSP-size, etc.). See also my old article on this topic, http://www.fpgacpu.org/#021129.

Max The Magnificent
User Rank
Blogger
re: FPGAs: System gates or logic cells/elements?
Max The Magnificent   11/16/2010 5:44:00 PM
NO RATINGS
This topic makes my head spin -- did I miss anything?



EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Glen Chenier

Engineers Solve Analog/Digital Problem, Invent Creative Expletives
Glen Chenier
2 comments
An analog engineer and a digital engineer join forces, use their respective skills, and pull a few bunnies out of a hat to troubleshoot a system with which they are completely unfamiliar. ...

Max Maxfield

What's the Best Traveling Toolkit?
Max Maxfield
17 comments
A few years ago at a family Christmas party, I won a pocket knife as part of a "Dirty Santa" game. This little scamp was a Buck 730 X-Tract. In addition to an incredibly strong and sharp ...

Rishabh N. Mahajani, High School Senior and Future Engineer

Future Engineers: Don’t 'Trip Up' on Your College Road Trip
Rishabh N. Mahajani, High School Senior and Future Engineer
10 comments
A future engineer shares his impressions of a recent tour of top schools and offers advice on making the most of the time-honored tradition of the college road trip.

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
41 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Top Comments of the Week
Flash Poll
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)