Breaking News
Comments
Newest First | Oldest First | Threaded View
BrianBailey
User Rank
Blogger
re: Are low power and FPGA an oxymoron?
BrianBailey   11/17/2010 6:46:51 PM
NO RATINGS
Hi Frank, I think you are dead on, and in some ways the point I was trying to make: that it is designers who can impact power more than anything else, including implementation technologies. But if you have a good designers who knows what to do to create the best power friendly architecture, then everything else just adds to his ability to create a low power solution and then - yes an ASIC will have lower power than the same implementation in an FPGA solution.

old account Frank Eory
User Rank
Rookie
re: Are low power and FPGA an oxymoron?
old account Frank Eory   11/16/2010 9:25:51 PM
NO RATINGS
Good article Brian, and I think you said it best: "Power optimization starts at the system level and we then try and fine tune it as we go down the levels of abstraction." System-level optimizations have always had the biggest impact on the end result, whether the cost function being minimized is area, prop delay, power, or all of them simultaneously. That doesn't mean we don't need low-leakage transistors, clock gating, dynamic voltage & frequency scaling, etc. We need every tool in the toolbox to win the war against power. The "optimize for low power" settings in synthesis are good at what they do, but are never going to re-write your RTL to implement a lower power architecture, and are likewise not going to throw out your general-purpose processor and replace it with a state machine. For those types of optimizations -- thankfully -- we still need smart human beings! To the point of your article: yes, an ASIC will always have some power advantages over an FPGA with the huge caveat of "all other things being equal." But all other things are almost never equal, and it is quite feasible that one team's FPGA solution to a problem will be a lower power solution than another team's ASIC solution to the same problem.

Max The Magnificent
User Rank
Blogger
re: Are low power and FPGA an oxymoron?
Max The Magnificent   11/16/2010 8:53:12 PM
NO RATINGS
I love the word Oxymoron -- it just struck me that i didn't know it's origin, so I bounced over to www.Dictionary.com to discover that this little beauty comes to us via New Latin from the Greek oxus, meaning "sharp" and moros, meaning "stupid".



EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

What's the Best Traveling Toolkit?
Max Maxfield
12 comments
A few years ago at a family Christmas party, I won a pocket knife as part of a "Dirty Santa" game. This little scamp was a Buck 730 X-Tract. In addition to an incredibly strong and sharp ...

Rishabh N. Mahajani, High School Senior and Future Engineer

Future Engineers: Don’t 'Trip Up' on Your College Road Trip
Rishabh N. Mahajani, High School Senior and Future Engineer
9 comments
A future engineer shares his impressions of a recent tour of top schools and offers advice on making the most of the time-honored tradition of the college road trip.

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
41 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Karen Field

July Cartoon Caption Contest: Let's Talk Some Trash
Karen Field
153 comments
Steve Jobs allegedly got his start by dumpster diving with the Computer Club at Homestead High in the early 1970s.

Top Comments of the Week
Flash Poll
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)