Embedded Systems Conference
Breaking News
Comments
Newest First | Oldest First | Threaded View
resistion
User Rank
Author
re: Design nvSRAM into PLC applications
resistion   12/1/2010 11:15:24 PM
NO RATINGS
SONOS is not floating gate but it's still flash. I am intrigued though that they made this transition but not the big makers (though Samsung had TANOS).

tb1
User Rank
Author
re: Design nvSRAM into PLC applications
tb1   12/1/2010 11:06:55 PM
NO RATINGS
Something missed here in the comments is that this nvRAM is not EEPROM nor is it Flash. It would be very difficult to make a device that copies all its contents to Flash or EEPROM during the brief power-down period. The Cypress device uses something called SONOS (look up SONOS memory in Wikipedia). As mentioned above, Everspin's similar devices use MRAM. It is actually exciting to see these alternative non-volatile memories make it into the marketplace.

resistion
User Rank
Author
re: Design nvSRAM into PLC applications
resistion   12/1/2010 9:37:27 PM
NO RATINGS
Understood, the article also clarifies store vs. write cycles. But if power down is so infrequent, the non-volatile benefit is diminished. You have to weigh is it worth to integrate the flash with the SRAM or just keep them separate since then the flash would be cheap commodity.

greenpattern
User Rank
Author
re: Design nvSRAM into PLC applications
greenpattern   12/1/2010 9:09:07 PM
NO RATINGS
Older batteries sometimes appear so much better (in terms of longevity); wonder if QC is much better back then or else it has just slacked because most battery-powered product cycles are a few years now.

Bocephus
User Rank
Author
re: Design nvSRAM into PLC applications
Bocephus   12/1/2010 8:31:47 PM
NO RATINGS
I am using BBSram and can go 10 yrs without replacing batteries and the battery replacement is online and no disruption of PLC operation. We have units that have been in the field for over 25 years. How do you replace the nvSRAM without a disruption before 20 years are up ?

memory lane
User Rank
Author
re: Design nvSRAM into PLC applications
memory lane   11/30/2010 5:28:40 PM
NO RATINGS
nvSRAM runs as an SRAM in application, which has infinite endurance. You only use an endurance cycle when there is a power cycle... once a day... once a week. So the nvSRAM has effectively infinite endurance when used as defined.

resistion
User Rank
Author
re: Design nvSRAM into PLC applications
resistion   11/20/2010 7:28:48 PM
NO RATINGS
This is a nice article at least for starters to think about nvSRAM applications. But it should mention that nvSRAM is basically SRAM backed up by Flash or EEPROM, so that is why it still has limited (~million) cycles.

Sanjib.A
User Rank
Author
re: Design nvSRAM into PLC applications
Sanjib.A   11/20/2010 5:39:38 PM
NO RATINGS
@Ran de Silva, I agree that eventually MRAM might take the place of the non-volatile SRAM. But since MRAM is relatively a fresh technology I don't have much idea about the reliability of MRAM. Do you have any idea about the reliability of MRAM? What is the FIT (Failure In Million Hours) of the MRAM devices available from Everspin? Are they being used in such applications (if so I would be interested to know some data about the device ours of these devices in the field)

Ran de Silva
User Rank
Author
re: Design nvSRAM into PLC applications
Ran de Silva   11/18/2010 11:45:05 PM
NO RATINGS
I would prefer to use MRAM from Everspin. MRAM is available with greater than 8Mbit memory size. Let me know if you require details.

Sanjib.A
User Rank
Author
re: Design nvSRAM into PLC applications
Sanjib.A   11/18/2010 5:45:30 PM
NO RATINGS
Nice article! But what could be the highest memory size of an nvSRAM available in the market? I am not sure if they are available with greater than 8Mbit memory size...are they? Also, compared to the battery-backed SDRAMs, won't the nvSRAM be very costly? How do you compare nvSRAM with battery-backed SDRAM?



Radio
LATEST ARCHIVED BROADCAST
As data rates begin to move beyond 25 Gbps channels, new problems arise. Getting to 50 Gbps channels might not be possible with the traditional NRZ (2-level) signaling. PAM4 lets data rates double with only a small increase in channel bandwidth by sending two bits per symbol. But, it brings new measurement and analysis problems. Signal integrity sage Ransom Stephens will explain how PAM4 differs from NRZ and what to expect in design, measurement, and signal analysis.

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
Special Video Section
The LTC®6363 is a low power, low noise, fully differential ...
Vincent Ching, applications engineer at Avago Technologies, ...
The LT®6375 is a unity-gain difference amplifier which ...
The LTC®4015 is a complete synchronous buck controller/ ...
10:35
The LTC®2983 measures a wide variety of temperature sensors ...
The LTC®3886 is a dual PolyPhase DC/DC synchronous ...
The LTC®2348-18 is an 18-bit, low noise 8-channel ...
The LT®3042 is a high performance low dropout linear ...
Chwan-Jye Foo (C.J Foo), product marketing manager for ...
The LT®3752/LT3752-1 are current mode PWM controllers ...
LED lighting is an important feature in today’s and future ...
Active balancing of series connected battery stacks exists ...
After a four-year absence, Infineon returns to Mobile World ...
A laptop’s 65-watt adapter can be made 6 times smaller and ...
An industry network should have device and data security at ...
The LTC2975 is a four-channel PMBus Power System Manager ...
In this video, a new high speed CMOS output comparator ...
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...