Design Con 2015
Breaking News
Comments
Newest First | Oldest First | Threaded View
<<   <   Page 2 / 4   >   >>
Max The Magnificent
User Rank
Blogger
re: From RTL to GDSII in Just Six Weeks!
Max The Magnificent   12/4/2010 6:26:08 PM
NO RATINGS
I asked your wife and she says "No!"

Mxv
User Rank
CEO
re: From RTL to GDSII in Just Six Weeks!
Mxv   12/4/2010 3:34:36 AM
NO RATINGS
Just curious what the whole project cost from start to finished proto (including the free tools). Wonder if my wife will let me spend our savings...

romat
User Rank
Rookie
re: From RTL to GDSII in Just Six Weeks!
romat   12/3/2010 9:40:53 PM
NO RATINGS
Hi James, We all have more than 10 years of experience in chip design and believe me know exactly what does the chip design mean (including custom design, semi-custom and full-synthesis methodologies). Our current flow is really not just about the functional design and does have all of the design phases you mentioned above. We even run the fast spice simulation of the full chip - something that is not that common in the industry (as you probably know). One thing which is probably different in our company is that we really don't try to fight the tools and consider all of the design aspects (synthesis, floorplanning, pnr, etc) as early as at the architecture definition phase of the project. I'll be glad to discuss with you more about our methodologies if you wish - just send us an e-mail "first_name"@adapteva.com Thanks, Roman.

James.Ma
User Rank
Rookie
re: From RTL to GDSII in Just Six Weeks!
James.Ma   12/3/2010 7:13:52 PM
NO RATINGS
Is any design not hierarchical ? But once it's synthesized, it's flat. A chip is essentially flat even with floorplanning. ATPG, memory bist, logic bist, boundry IO cell/chain insertion are all flat. And my favorite part, Test Pattern Generation is flat. A big part of chip design is completely orthogonal to the fucntional design. Of course, I've heard of magical scripts that do all of it with one click.

adapteva
User Rank
Manager
re: From RTL to GDSII in Just Six Weeks!
adapteva   12/3/2010 4:16:36 PM
NO RATINGS
Thanks for posting a question on one of my favorite topics, design methodologies:-) The secret to the speed of our design flow (and there really is not secret) is having an extremely hierarchical design flow. We built our architecture and design methodology from day one to be modular and scalable (ie hierarchical). It doesn't work for every design type but it's worked extremely well for our regular architecture. Here are some benchmarks for the Magma tools: -block level synthesis and analysis, 6-9 hrs. The key is to partition the design into small blocks (100k-200k gates at most). Then you farm out these small jobs in parallel. -top level DRC, 30 minutes -top level chip assembly of all the small blocks, 1 hr

adapteva
User Rank
Manager
re: From RTL to GDSII in Just Six Weeks!
adapteva   12/3/2010 4:08:48 PM
NO RATINGS
Sure it's "first-name" @ adapteva.com

da_in1
User Rank
Rookie
re: From RTL to GDSII in Just Six Weeks!
da_in1   12/3/2010 2:49:07 PM
NO RATINGS
Not to minimize the achievement, I have a question. I was involved in a similar sized SOC design using Magma tools also. We had benefit of many parallel computers and full SW from Magma. Simply running the design cycle (STA,clock tree insertion, setup/hold fixes, foirmal checks, DRC/LVS, etc) took much longer than 24 hrs of CPU time - even if there were no errors to fix. How could this development be done so quickly with lesser suite of tools and computers (I am guessing that). I guess I am skeptical that these large SOC designs can be done so quickly and error-free .. but maybe we are dealiung with true gurus here .. Just curious.

sreedharsaranga
User Rank
Rookie
re: From RTL to GDSII in Just Six Weeks!
sreedharsaranga   12/3/2010 6:28:11 AM
NO RATINGS
Possible and dont mind, Andreas can you leave your mail id.

sreedharsaranga
User Rank
Rookie
re: From RTL to GDSII in Just Six Weeks!
sreedharsaranga   12/3/2010 6:27:10 AM
NO RATINGS
Thats the spirit, which will guide and lift to the destination, more over hats of for the self confidence. Really inspiring one for all front end and back end designers, may Andreas stood as role model for all techi guys. Thank you, Sreedhar.

Max The Magnificent
User Rank
Blogger
re: From RTL to GDSII in Just Six Weeks!
Max The Magnificent   12/2/2010 7:52:23 PM
NO RATINGS
Re your comment: "All hail the God of design!" You're welcome :-)

<<   <   Page 2 / 4   >   >>


Top Comments of the Week
Flash Poll
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Want a Voltera Desktop PCB Printer?
Max Maxfield
9 comments
I just received an email from my chum Javi in Spain. "Have you heard about Voltera (VolteraInc.com)? It's a Canadian company that is going to offer desktop-size PCB printers for fast ...

Aubrey Kagan

Have You Ever Been Blindsided by Your Own Design?
Aubrey Kagan
37 comments
I recently read GCHQ: The uncensored story of Britain's most sensitive intelligence agency by Richard J. Aldrich. The Government Communication Headquarters (GCHQ), Britain's equivalent of ...

Martin Rowe

No 2014 Punkin Chunkin, What Will You Do?
Martin Rowe
2 comments
American Thanksgiving is next week, and while some people watch (American) football all day, the real competition on TV has become Punkin Chunkin. But there will be no Punkin Chunkin on TV ...

Rich Quinnell

Making the Grade in Industrial Design
Rich Quinnell
15 comments
As every developer knows, there are the paper specifications for a product design, and then there are the real requirements. The paper specs are dry, bland, and rigidly numeric, making ...

Special Video Section
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...
General-purpose DACs have applications in instrumentation, ...
Linear Technology demonstrates its latest measurement ...
10:29
Demos from Maxim Integrated at Electronica 2014 show ...
Bosch CEO Stefan Finkbeiner shows off latest combo and ...
STMicroelectronics demoed this simple gesture control ...
Keysight shows you what signals lurk in real-time at 510MHz ...
TE Connectivity's clear-plastic, full-size model car shows ...
Why culture makes Linear Tech a winner.
Recently formed Architects of Modern Power consortium ...
Specially modified Corvette C7 Stingray responds to ex Indy ...
Avago’s ACPL-K30T is the first solid-state driver qualified ...
NXP launches its line of multi-gate, multifunction, ...
Doug Bailey, VP of marketing at Power Integrations, gives a ...
See how to ease software bring-up with DesignWare IP ...
DesignWare IP Prototyping Kits enable fast software ...
This video explores the LT3086, a new member of our LDO+ ...
In today’s modern electronic systems, the need for power ...