Embedded Systems Conference
Breaking News
Comments
Newest First | Oldest First | Threaded View
<<   <   Page 2 / 2
R G.Neale
User Rank
Author
re: PCM The Myth of Scalability Part 3- Is WAL-PCM the salvation?
R G.Neale   12/6/2010 4:05:44 PM
NO RATINGS
Resistion-I think, at say the 32nm process node they would cut a 20nm sub-lithographic pore in the dielectric then deposit a 3nm film of GST. Back fill the central core using a dielectric film deposition over the GST then chemically mill flat and deposit the upper electrode. Easier said (writ)than done, especially the circular sub-lith work, I agree. Please do not take my artist's impression too literally, it is more to justify the use of link results in the analysis technique and the new name WAL-PCM.

resistion
User Rank
Author
re: PCM The Myth of Scalability Part 3- Is WAL-PCM the salvation?
resistion   12/6/2010 3:27:41 PM
NO RATINGS
The diagram graphics are impressive as always. I think one issue with this WAL structure is the fabrication. It looks like some ring-shaped mask is used to etch the structure. The etch damage to PCM especially so thin is a well-published phenomenon. The design might be good, but the execution may not go through as desired.

JanineLove
User Rank
Author
re: PCM The Myth of Scalability Part 3- Is WAL-PCM the salvation?
JanineLove   12/6/2010 3:13:23 PM
NO RATINGS
Editor's Note: We recently published what apparently was an extremely interesting statement with respect to a patent application and problems associated with phase change memory (PCM). The article and comments added further to the scalability questions already under discussion on the Memory Designline and EETimes. To explore this issue further, we asked Ron Neale to provide his view on if there might be any merit in the new patent and its associated structure. This is his response.

<<   <   Page 2 / 2


Radio
LATEST ARCHIVED BROADCAST
As data rates begin to move beyond 25 Gbps channels, new problems arise. Getting to 50 Gbps channels might not be possible with the traditional NRZ (2-level) signaling. PAM4 lets data rates double with only a small increase in channel bandwidth by sending two bits per symbol. But, it brings new measurement and analysis problems. Signal integrity sage Ransom Stephens will explain how PAM4 differs from NRZ and what to expect in design, measurement, and signal analysis.

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
Special Video Section
The LTC®6363 is a low power, low noise, fully differential ...
Vincent Ching, applications engineer at Avago Technologies, ...
The LT®6375 is a unity-gain difference amplifier which ...
The LTC®4015 is a complete synchronous buck controller/ ...
10:35
The LTC®2983 measures a wide variety of temperature sensors ...
The LTC®3886 is a dual PolyPhase DC/DC synchronous ...
The LTC®2348-18 is an 18-bit, low noise 8-channel ...
The LT®3042 is a high performance low dropout linear ...
Chwan-Jye Foo (C.J Foo), product marketing manager for ...
The LT®3752/LT3752-1 are current mode PWM controllers ...
LED lighting is an important feature in today’s and future ...
Active balancing of series connected battery stacks exists ...
After a four-year absence, Infineon returns to Mobile World ...
A laptop’s 65-watt adapter can be made 6 times smaller and ...
An industry network should have device and data security at ...
The LTC2975 is a four-channel PMBus Power System Manager ...
In this video, a new high speed CMOS output comparator ...
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...