Embedded Systems Conference
Breaking News
Newest First | Oldest First | Threaded View
<<   <   Page 2 / 2
R G.Neale
User Rank
re: PCM The Myth of Scalability Part 3- Is WAL-PCM the salvation?
R G.Neale   12/6/2010 4:05:44 PM
Resistion-I think, at say the 32nm process node they would cut a 20nm sub-lithographic pore in the dielectric then deposit a 3nm film of GST. Back fill the central core using a dielectric film deposition over the GST then chemically mill flat and deposit the upper electrode. Easier said (writ)than done, especially the circular sub-lith work, I agree. Please do not take my artist's impression too literally, it is more to justify the use of link results in the analysis technique and the new name WAL-PCM.

User Rank
re: PCM The Myth of Scalability Part 3- Is WAL-PCM the salvation?
resistion   12/6/2010 3:27:41 PM
The diagram graphics are impressive as always. I think one issue with this WAL structure is the fabrication. It looks like some ring-shaped mask is used to etch the structure. The etch damage to PCM especially so thin is a well-published phenomenon. The design might be good, but the execution may not go through as desired.

User Rank
re: PCM The Myth of Scalability Part 3- Is WAL-PCM the salvation?
JanineLove   12/6/2010 3:13:23 PM
Editor's Note: We recently published what apparently was an extremely interesting statement with respect to a patent application and problems associated with phase change memory (PCM). The article and comments added further to the scalability questions already under discussion on the Memory Designline and EETimes. To explore this issue further, we asked Ron Neale to provide his view on if there might be any merit in the new patent and its associated structure. This is his response.

<<   <   Page 2 / 2

Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Teensy-Weensy GPAK4 Mixed Signal FPGAs
Max Maxfield
Post a comment
The vast majority of the embedded designers I know typically create MCU-based systems -- they rarely even consider using a Field-Programmable Gate Array (FPGA).

Bernard Cole

A Book For All Reasons
Bernard Cole
1 Comment
Robert Oshana's recent book "Software Engineering for Embedded Systems (Newnes/Elsevier)," written and edited with Mark Kraeling, is a 'book for all reasons.' At almost 1,200 pages, it ...

Martin Rowe

Leonard Nimoy, We'll Miss you
Martin Rowe
Like many of you, I was saddened to hear the news of Leonard Nimoy's death. His Star Trek character Mr. Spock was an inspiration to many of us who entered technical fields.

Rich Quinnell

Making the Grade in Industrial Design
Rich Quinnell
As every developer knows, there are the paper specifications for a product design, and then there are the real requirements. The paper specs are dry, bland, and rigidly numeric, making ...

Special Video Section
After a four-year absence, Infineon returns to Mobile World ...
A laptop’s 65-watt adapter can be made 6 times smaller and ...
An industry network should have device and data security at ...
The LTC2975 is a four-channel PMBus Power System Manager ...
In this video, a new high speed CMOS output comparator ...
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...
General-purpose DACs have applications in instrumentation, ...
Linear Technology demonstrates its latest measurement ...
Demos from Maxim Integrated at Electronica 2014 show ...
Bosch CEO Stefan Finkbeiner shows off latest combo and ...
STMicroelectronics demoed this simple gesture control ...
Keysight shows you what signals lurk in real-time at 510MHz ...
TE Connectivity's clear-plastic, full-size model car shows ...
Why culture makes Linear Tech a winner.
Recently formed Architects of Modern Power consortium ...
Specially modified Corvette C7 Stingray responds to ex Indy ...
Avago’s ACPL-K30T is the first solid-state driver qualified ...
NXP launches its line of multi-gate, multifunction, ...
EE Times Senior Technical Editor Martin Rowe will interview EMC engineer Kenneth Wyatt.
Flash Poll