REGISTER | LOGIN
Breaking News
Comments
Newest First | Oldest First | Threaded View
old account Frank Eory
User Rank
Author
re: Intelligently integrated physical design and verification eliminate late-stage surprises and manual fixes
old account Frank Eory   1/5/2011 9:14:01 PM
NO RATINGS
Excellent article, and nice to see that Synopsys has implemented this fix-as-you-go methodology for IC Compiler. Engineers sometimes think the P&R tool should simply not create DRC violations in the first place, but as the author pointed out, early versions of the router tech file don't always have all the rules -- so some violations are inevitable when doing a first design in a new process node. This looks like an excellent approach to solving that problem.



Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook