Design Con 2015
Breaking News
Comments
Newest First | Oldest First | Threaded View
Page 1 / 6   >   >>
mngardon
User Rank
Rookie
re: How to implement *All-Digital* analog-to-digital converters in FPGAs and ASICs
mngardon   3/14/2011 5:04:08 PM
NO RATINGS
Jackytr: Xilinx,and others, have mixed signal FPGAs with analog ADCs, which are pricey. We are simply providing an alternative. For example, what if you are higher volume, are always cost cutting, and really only need a 10 bit ADC? You could use a lower cost part, our IP and save a bunch of money. What if you have a space application? The part you referred to is not rad hard or rad tolerant. With our IP you could essentially get a rad hard ADC on a rad hard FPGA very easily. Similar alternative exist now if you are looking to lower power and board space. Please let us know if you need more clarification.

mngardon
User Rank
Rookie
re: How to implement *All-Digital* analog-to-digital converters in FPGAs and ASICs
mngardon   3/14/2011 5:02:33 PM
NO RATINGS
RaulHuertas:Thank you for reading all of the other comments and thank you for your support. Your assumptions of how we arrive at our solution are in the ballpark. However, we do lot more in our implementation which results in higher performance, such as improved resolution and bandwidth with a significantly slower clock. I think some of the confusion in the comments comes from us doing a poor job of explaining where we are innovating. We thought that providing performance results would be enough, and that readers could check the numbers against the published papers (many of which were cited by commentors). We could have probably called that out better, but we didn't want to seem like we were putting down anyone else's innovations. When you look at the performance numbers it becomes quite obvious that something unique is happening there. We are in talks with several of the FPGA companies and we can not comment further about how it works. Thanks again for your support, and please contact us if we can assist you or a customer in any way.

jackytr
User Rank
Rookie
re: How to implement *All-Digital* analog-to-digital converters in FPGAs and ASICs
jackytr   3/13/2011 4:17:40 PM
NO RATINGS
Xilinx has a 12-bit 1Msps ADC integrated in its 28nm FPGAs. Why not just use that hard block?

Max The Magnificent
User Rank
Blogger
re: How to implement *All-Digital* analog-to-digital converters in FPGAs and ASICs
Max The Magnificent   3/10/2011 3:43:07 PM
NO RATINGS
I agree -- some folks seem really unhappy for some reason that I don't fully understand...

RaulHuertas
User Rank
Rookie
re: How to implement *All-Digital* analog-to-digital converters in FPGAs and ASICs
RaulHuertas   3/10/2011 3:38:53 PM
NO RATINGS
OMG, jsut read your coments: How bitter!

RaulHuertas
User Rank
Rookie
re: How to implement *All-Digital* analog-to-digital converters in FPGAs and ASICs
RaulHuertas   3/10/2011 3:16:57 PM
NO RATINGS
I'm trying to descipher how it works. The no LVDS output must be a PWM output, and the R-C ladder must be a low-pass filter. LVDS must be used as a comparator right? and the processing is successive aproximations... ingenious!. PWM resolution limits ADC resolution, and the band pass filter must limit sample rate. Now I gonna read all your posted references my friends. bye! thank you!

mngardon
User Rank
Rookie
re: How to implement *All-Digital* analog-to-digital converters in FPGAs and ASICs
mngardon   2/4/2011 3:21:24 PM
NO RATINGS
All the digital components of Stellamar’s ADCs implemented in FPGAs or ASICs are used in compliance with the digital specs and therefore in the digital domain. The power supply for the ADC I/Os needs to have the accuracy and stability  for the required resolution. Also, the ADC I/O cells need to have a separate power supply. The output cells are selected to drive the filter load properly, thus allowing to achieve the required performance.

mngardon
User Rank
Rookie
re: How to implement *All-Digital* analog-to-digital converters in FPGAs and ASICs
mngardon   2/4/2011 3:20:25 PM
NO RATINGS
The key feature of Stellamar’s ADC is that it can be embedded in totally digital chips such as FPGAs. This is what we tried to capture with the name “all digital.”  We could have called it "Almost All-Digital ADC" or "Mostly Digital ADC" as Max suggested or maybe, following your examples, “99% Digital ADC.” However people would have asked us immediately : “What does Almost All Digital  or Mostly Digital mean? Is it equivalent to Fully Digital? How did you come up with 99% Digital? After all  as Shakespeare said "What's in a name? That which we call a rose by any other name would smell as sweet."

bcarso
User Rank
Rookie
re: How to implement *All-Digital* analog-to-digital converters in FPGAs and ASICs
bcarso   2/4/2011 12:55:35 AM
NO RATINGS
And another thing: it is implied that using parts nominally associated with the symbol domain means the design is thus digital. But that's silly. I can use any number of gates, flip flops, etc. in a design, whether part of an FPGA or in individual packages, and the determination of what is digital is determined by HOW the parts are used. If at some point in such a circuit, the precise voltage levels and other parameters are important to the function, then there I am using that part in the analog domain! If the system shrugs off parameter variations as long as the 1's and 0's are correctly recognized, then the part is being used in the digital domain. The final output from the FPGA driving the filter network is, functionally, an analog output. Levels, timing, rise/fall times matter.

Etmax
User Rank
Rookie
re: How to implement *All-Digital* analog-to-digital converters in FPGAs and ASICs
Etmax   2/3/2011 11:49:02 PM
NO RATINGS
Dear mngardon, I think you are missing the point some are making. Your design is not all digital, it is maybe 99% compared to 98 or 97% (figures just for purposes of explanation) on another design. 100% would be the signal goes onto a standard digital input buffer and comes out as a data word somewhere. ANY R's and C's anywhere (apart from supply line decoupling) and any controllable thresholds and you've just left the digital domain. I'm not trying to detract from your actual achievement, just clarifying a point.

Page 1 / 6   >   >>


Top Comments of the Week
Flash Poll
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
<b><a href=Betajet">

The Circle – The Future's Imperfect in the Present Tense
Betajet
5 comments
The Circle, a satirical, dystopian novel published in 2013 by San Francisco-based writer Dave Eggers, is about a large, very powerful technology company that combines aspects of Google, ...

Max Maxfield

Recommended Reads From the Engineer's Bookshelf
Max Maxfield
27 comments
I'm not sure if I read more than most folks or not, but I do I know that I spend quite a lot of time reading. I hate to be idle, so I always have a book or two somewhere about my person -- ...

Martin Rowe

Make This Engineering Museum a Reality
Martin Rowe
Post a comment
Vincent Valentine is a man on a mission. He wants to make the first house to ever have a telephone into a telephone museum. Without help, it may not happen.

Rich Quinnell

Making the Grade in Industrial Design
Rich Quinnell
16 comments
As every developer knows, there are the paper specifications for a product design, and then there are the real requirements. The paper specs are dry, bland, and rigidly numeric, making ...

Special Video Section
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...
General-purpose DACs have applications in instrumentation, ...
Linear Technology demonstrates its latest measurement ...
10:29
Demos from Maxim Integrated at Electronica 2014 show ...
Bosch CEO Stefan Finkbeiner shows off latest combo and ...
STMicroelectronics demoed this simple gesture control ...
Keysight shows you what signals lurk in real-time at 510MHz ...
TE Connectivity's clear-plastic, full-size model car shows ...
Why culture makes Linear Tech a winner.
Recently formed Architects of Modern Power consortium ...
Specially modified Corvette C7 Stingray responds to ex Indy ...
Avago’s ACPL-K30T is the first solid-state driver qualified ...
NXP launches its line of multi-gate, multifunction, ...
Doug Bailey, VP of marketing at Power Integrations, gives a ...
See how to ease software bring-up with DesignWare IP ...
DesignWare IP Prototyping Kits enable fast software ...
This video explores the LT3086, a new member of our LDO+ ...
In today’s modern electronic systems, the need for power ...