Breaking News
Comments
Newest First | Oldest First | Threaded View
old account Frank Eory
User Rank
Author
re: From timing to power: the shift in modeling standards
old account Frank Eory   2/4/2011 10:33:38 PM
NO RATINGS
Attempting to model power at the system level is going to be quite a daunting task -- but a necessary one. Power modeling at the gate level is now fairly mature, but we still can't say with any accuracy how much power the chip dissipates -- because the answer is always "it depends on the application." In other words, somewhere between the deep sleep mode dissipation and the everything-running-full-blast dissipation.



Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Most Recent Comments
Like Us on Facebook
Special Video Section
Phase One with Brian McCarson CTO of IoT strategy for Intel
02:30
Phase Two with Brian McCarson CTO of IoT strategy for Intel
03:05
Phase Three with Brian McCarson CTO of IoT strategy for Intel
03:54
Demand for higher performance in mixed-signal circuits ...
10:22
5G LTE is on the way. These systems will require more ...
Protecting sensitive electronic circuitry from voltage ...
09:45
Watch as a web server authenticates or rejects a water ...
Protecting sensitive electronic circuitry from voltage ...
Watch as a web server authenticates or rejects a water ...
Protecting sensitive electronic circuitry from voltage ...
Power can be a gating factor in success or failure of ...
Get to market faster and connect your next product to the ...
00:44
See how microQSFP is setting a new standard for tomorrow’s ...
The LTC3649 step-down regulator combines key features of a ...
Once the base layer of a design has been taped out, making ...
In this short video we show an LED light demo to ...
The LTC2380-24 is a versatile 24-bit SAR ADC that combines ...
In this short video we show an LED light demo to ...
02:46
Wireless Power enables applications where it is difficult ...
07:41