Breaking News
Comments
Newest First | Oldest First | Threaded View
Page 1 / 2   >   >>
MHK_#1
User Rank
Author
re: The future is High-Level Synthesis
MHK_#1   3/2/2011 5:58:55 AM
NO RATINGS
Shorie, You are not trying to create a holy war on SV(SystemVerilog) vs. SC(SystemC), aren't you? IMO, I don't think there is any big different at the end. Only thing I could tell you is that where was your home base, is that in hardware side or software side. If you are thinking the concept of the final product in either hardware or software, you can start your small bit in SV or SC, respectively. That is my 2 cents.

eewiz
User Rank
Author
re: The future is High-Level Synthesis
eewiz   2/13/2011 3:40:27 PM
NO RATINGS
Totally agree with KB3001. From atleast ~2004, I am hearing the same thing too. Still most companies are using just RTL based synthesis.

KB3001
User Rank
Author
re: The future is High-Level Synthesis
KB3001   2/13/2011 10:37:06 AM
NO RATINGS
There is a lot to be said about visual programming indeed. That said, this is just a front-end issue. You can still have HLS below that.

KB3001
User Rank
Author
re: The future is High-Level Synthesis
KB3001   2/13/2011 10:35:18 AM
NO RATINGS
An objected oriented tool is good for modelling and for design space exploration. I am not sure about its use for synthesis though.

KB3001
User Rank
Author
re: The future is High-Level Synthesis
KB3001   2/13/2011 10:33:44 AM
NO RATINGS
We have been hearing this for years Jack. I would like to see benchmarks and results from independent sources.

shorie
User Rank
Author
re: The future is High-Level Synthesis
shorie   2/13/2011 8:55:54 AM
NO RATINGS
Hi, would anyone please guide me, whether should i learn system-verilog via verilog or should go for c and system C

KarlS
User Rank
Author
re: The future is High-Level Synthesis
KarlS   2/8/2011 3:19:06 PM
NO RATINGS
Hi Frank -- Well said, I did have to make a concession on one point: Using text for design input has logistical advantages such as running a diff program for managing changes. All this ESL is so "programmers" can design hardware that has inherent parallelism that a good design will exploit. Just after the programmers find out how to really program multi-core I may become interested in that idea. For many years there has been a way to run procedural code to solve procedural problems. It is called a COMPUTER!

old account Frank Eory
User Rank
Author
re: The future is High-Level Synthesis
old account Frank Eory   2/7/2011 8:35:22 PM
NO RATINGS
The best "language" for HLS isn't a language at all, it's a graphical block diagram -- something a system engineer can use to see the datapaths and to wrap his or her mind around the signal processing that needs to be done. Think of tools like Simulink or SPW. For those who are solving problems that are mostly control-oriented and not datapath-oriented, then the best language for HLS is none at all -- HLS isn't the right technology for those designs. Square peg, round hole.

Rishiyur.Nikhil
User Rank
Author
re: The future is High-Level Synthesis
Rishiyur.Nikhil   2/7/2011 8:22:32 PM
NO RATINGS
"Plain old C++ may seem logical when first considering a move to HLS ..." What's logical about using a language, optimized for sequential computing, for HW design, where there is abundant, fine-grain, heterogeneous parallelism? Or about using a language for a fixed architecture (von Neumann), when HW design is all about finding good architectures for each app? SystemC hardly addresses or improves on these misplaced assumptions! No wonder Amit.Hermony talks about "weird coding style"! Perhaps it's time to re-examine all these misplaced assumptions and look for languages and computational models for HLS that are more tailored for HW design?

Jack.Erickson
User Rank
Author
re: The future is High-Level Synthesis
Jack.Erickson   2/7/2011 7:59:03 PM
NO RATINGS
Hi Amit - you should check out the more modern offerings from Cadence and Forte. Both of these synthesize datapath and control logic together, and both synthesize untimed or loosely-timed SystemC. The technology to use HLS for production design is finally here, and companies are doing just that!

Page 1 / 2   >   >>


Radio
LATEST ARCHIVED BROADCAST

What are the engineering and design challenges in creating successful IoT devices? These devices are usually small, resource-constrained electronics designed to sense, collect, send, and/or interpret data. Some of the devices need to be smart enough to act upon data in real time, 24/7. Specifically the guests will discuss sensors, security, and lessons from IoT deployments.

Brought to you by:

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
Special Video Section
With design sizes expected to increase by 5X through 2020, ...
01:48
Linear Technology’s LT8330 and LT8331, two Low Quiescent ...
The quality and reliability of Mill-Max's two-piece ...
LED lighting is an important feature in today’s and future ...
05:27
The LT8602 has two high voltage buck regulators with an ...
05:18
Silego Technology’s highly versatile Mixed-signal GreenPAK ...
The quality and reliability of Mill-Max's two-piece ...
01:34
Why the multicopter? It has every thing in it. 58 of ...
Security is important in all parts of the IoT chain, ...
Infineon explains their philosophy and why the multicopter ...
The LTC4282 Hot SwapTM controller allows a board to be ...
This video highlights the Zynq® UltraScale+™ MPSoC, and sho...
Homeowners may soon be able to store the energy generated ...
The LTC®6363 is a low power, low noise, fully differential ...
See the Virtex® UltraScale+™ FPGA with 32.75G backplane ...
Vincent Ching, applications engineer at Avago Technologies, ...
The LT®6375 is a unity-gain difference amplifier which ...
The LTC®4015 is a complete synchronous buck controller/ ...
10:35
The LTC®2983 measures a wide variety of temperature sensors ...
The LTC®3886 is a dual PolyPhase DC/DC synchronous ...