Embedded Systems Conference
Breaking News
Comments
Newest First | Oldest First | Threaded View
Page 1 / 2   >   >>
resistion
User Rank
Author
re: Analysis: Litho world needs a shrink
resistion   3/22/2011 8:27:11 AM
NO RATINGS
Your stacking example uses logic, but for cost-conscious memory, shouldn't there be concern?

resistion
User Rank
Author
re: Analysis: Litho world needs a shrink
resistion   3/22/2011 8:27:11 AM
NO RATINGS
Your stacking example uses logic, but for cost-conscious memory, shouldn't there be concern?

docdivakar
User Rank
Author
re: Analysis: Litho world needs a shrink
docdivakar   3/21/2011 10:08:55 PM
NO RATINGS
While alternatives to lithography challenges is one value prop for 3D, there is also the issue of package connectivity that will force one to adopt stacking chips. The intra-processor communication (IPC) and/or inter chip to chip communication pipelines at higher data rates (40/100Gig) using differential signaling is already congesting the server / switch mother boards. 3D will be a good answer as long as thermal and power management issues are addressed. Dr. MP Divakar

docdivakar
User Rank
Author
re: Analysis: Litho world needs a shrink
docdivakar   3/21/2011 10:08:55 PM
NO RATINGS
While alternatives to lithography challenges is one value prop for 3D, there is also the issue of package connectivity that will force one to adopt stacking chips. The intra-processor communication (IPC) and/or inter chip to chip communication pipelines at higher data rates (40/100Gig) using differential signaling is already congesting the server / switch mother boards. 3D will be a good answer as long as thermal and power management issues are addressed. Dr. MP Divakar

resistion
User Rank
Author
re: Analysis: Litho world needs a shrink
resistion   3/15/2011 9:46:46 AM
NO RATINGS
Thanks for the info and references!

resistion
User Rank
Author
re: Analysis: Litho world needs a shrink
resistion   3/15/2011 9:46:46 AM
NO RATINGS
Thanks for the info and references!

bec0
User Rank
Author
re: Analysis: Litho world needs a shrink
bec0   3/15/2011 3:47:21 AM
NO RATINGS
Good question resistion. With it's rich vertical connectivity (vertical interconnect density ~ horizontal interconnect density) and shorter wires, we can remove many of the repeater buffers and as well as make smaller drivers between subcircuits. A logic chip would be 2 layers of 25% the size (50mm2 2D becomes 2x12mm2 in m3D). See one calculation at http://www.monolithic3d.com/why-monolithic-3d.html . Another ref is L. Zhou, et al., “Implementing a 2-Gbs 1024-bit ˝-rate low-density parity-check code decoder in three-dimensional integrated circuits”, Proc. ICCD, 2007. It about one node of scaling.

bec0
User Rank
Author
re: Analysis: Litho world needs a shrink
bec0   3/15/2011 3:47:21 AM
NO RATINGS
Good question resistion. With it's rich vertical connectivity (vertical interconnect density ~ horizontal interconnect density) and shorter wires, we can remove many of the repeater buffers and as well as make smaller drivers between subcircuits. A logic chip would be 2 layers of 25% the size (50mm2 2D becomes 2x12mm2 in m3D). See one calculation at http://www.monolithic3d.com/why-monolithic-3d.html . Another ref is L. Zhou, et al., “Implementing a 2-Gbs 1024-bit ˝-rate low-density parity-check code decoder in three-dimensional integrated circuits”, Proc. ICCD, 2007. It about one node of scaling.

resistion
User Rank
Author
re: Analysis: Litho world needs a shrink
resistion   3/15/2011 3:00:48 AM
NO RATINGS
3D is probably one of the better options, but is it actually cheaper? It is still cost-additive per layer/plane, isnt' it?

resistion
User Rank
Author
re: Analysis: Litho world needs a shrink
resistion   3/15/2011 3:00:48 AM
NO RATINGS
3D is probably one of the better options, but is it actually cheaper? It is still cost-additive per layer/plane, isnt' it?

Page 1 / 2   >   >>


Radio
LATEST ARCHIVED BROADCAST
As data rates begin to move beyond 25 Gbps channels, new problems arise. Getting to 50 Gbps channels might not be possible with the traditional NRZ (2-level) signaling. PAM4 lets data rates double with only a small increase in channel bandwidth by sending two bits per symbol. But, it brings new measurement and analysis problems. Signal integrity sage Ransom Stephens will explain how PAM4 differs from NRZ and what to expect in design, measurement, and signal analysis.

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
Special Video Section
The LTC®6363 is a low power, low noise, fully differential ...
Vincent Ching, applications engineer at Avago Technologies, ...
The LT®6375 is a unity-gain difference amplifier which ...
The LTC®4015 is a complete synchronous buck controller/ ...
10:35
The LTC®2983 measures a wide variety of temperature sensors ...
The LTC®3886 is a dual PolyPhase DC/DC synchronous ...
The LTC®2348-18 is an 18-bit, low noise 8-channel ...
The LT®3042 is a high performance low dropout linear ...
Chwan-Jye Foo (C.J Foo), product marketing manager for ...
The LT®3752/LT3752-1 are current mode PWM controllers ...
LED lighting is an important feature in today’s and future ...
Active balancing of series connected battery stacks exists ...
After a four-year absence, Infineon returns to Mobile World ...
A laptop’s 65-watt adapter can be made 6 times smaller and ...
An industry network should have device and data security at ...
The LTC2975 is a four-channel PMBus Power System Manager ...
In this video, a new high speed CMOS output comparator ...
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...