Embedded Systems Conference
Breaking News
Comments
Newest First | Oldest First | Threaded View
DrFPGA
User Rank
Author
re: DDR2/DDR3 memory controller calibration IP for ASICs and FPGAs
DrFPGA   3/24/2011 10:20:03 PM
NO RATINGS
Does this apply to DDR3 as well? Can't really tell from the release. It would help if they listed some of the parameters they 'fine tune'. Good luck on hearing back from the FPGA guys. I'm sure their legal dept is now in the loop....

KARTHIKSRINIVASA.Srinivasa
User Rank
Author
re: DDR2/DDR3 memory controller calibration IP for ASICs and FPGAs
KARTHIKSRINIVASA.Srinivasa   3/24/2011 5:59:30 AM
NO RATINGS
Xilinx supports self calibration for their memory controller IPs. Maybe other vendors support too.

Sanjib.A
User Rank
Author
re: DDR2/DDR3 memory controller calibration IP for ASICs and FPGAs
Sanjib.A   3/24/2011 4:22:45 AM
NO RATINGS
Thank you Max! I'll continue to watch this space for any updates if you find any reply from the FPGA manufacturers.

Max The Magnificent
User Rank
Author
re: DDR2/DDR3 memory controller calibration IP for ASICs and FPGAs
Max The Magnificent   3/23/2011 6:51:42 PM
NO RATINGS
Hi there -- I pinged folks I know at all of the FPGA companies and asked them to pass a link to my article to their techno-weenie folks -- I've not heard anything back yet -- I'm not sure if this could be implemented in the FPGA as purely soft digital fabric controlling the analog PHY, or if the FPGA company would have to do stuff to the physical chip...

Sanjib.A
User Rank
Author
re: DDR2/DDR3 memory controller calibration IP for ASICs and FPGAs
Sanjib.A   3/23/2011 5:54:53 PM
NO RATINGS
Hi Max, this is an interesting news! I would look forward to learn about what you found after talking to the folks in the FPGA companies?

Max The Magnificent
User Rank
Author
re: DDR2/DDR3 memory controller calibration IP for ASICs and FPGAs
Max The Magnificent   3/22/2011 7:43:08 PM
NO RATINGS
In a moment I'm going to ping the folks at the various FPGA companies to see if they've heard about (or are already using) this technology...



Radio
LATEST ARCHIVED BROADCAST
As data rates begin to move beyond 25 Gbps channels, new problems arise. Getting to 50 Gbps channels might not be possible with the traditional NRZ (2-level) signaling. PAM4 lets data rates double with only a small increase in channel bandwidth by sending two bits per symbol. But, it brings new measurement and analysis problems. Signal integrity sage Ransom Stephens will explain how PAM4 differs from NRZ and what to expect in design, measurement, and signal analysis.

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Most Recent Comments
resistion
 
Ron Neale
 
KAGoldberg
 
Kevin Neilson
 
resistion
 
traneus
 
betajet
 
R_Colin_Johnson
 
Bert22306
Like Us on Facebook
Special Video Section
The LTC®6363 is a low power, low noise, fully differential ...
Vincent Ching, applications engineer at Avago Technologies, ...
The LT®6375 is a unity-gain difference amplifier which ...
The LTC®4015 is a complete synchronous buck controller/ ...
10:35
The LTC®2983 measures a wide variety of temperature sensors ...
The LTC®3886 is a dual PolyPhase DC/DC synchronous ...
The LTC®2348-18 is an 18-bit, low noise 8-channel ...
The LT®3042 is a high performance low dropout linear ...
Chwan-Jye Foo (C.J Foo), product marketing manager for ...
The LT®3752/LT3752-1 are current mode PWM controllers ...
LED lighting is an important feature in today’s and future ...
Active balancing of series connected battery stacks exists ...
After a four-year absence, Infineon returns to Mobile World ...
A laptop’s 65-watt adapter can be made 6 times smaller and ...
An industry network should have device and data security at ...
The LTC2975 is a four-channel PMBus Power System Manager ...
In this video, a new high speed CMOS output comparator ...
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...