Breaking News
Comments
Newest First | Oldest First | Threaded View
DrFPGA
User Rank
Blogger
re: DDR2/DDR3 memory controller calibration IP for ASICs and FPGAs
DrFPGA   3/24/2011 10:20:03 PM
NO RATINGS
Does this apply to DDR3 as well? Can't really tell from the release. It would help if they listed some of the parameters they 'fine tune'. Good luck on hearing back from the FPGA guys. I'm sure their legal dept is now in the loop....

KARTHIKSRINIVASA.Srinivasa
User Rank
Rookie
re: DDR2/DDR3 memory controller calibration IP for ASICs and FPGAs
KARTHIKSRINIVASA.Srinivasa   3/24/2011 5:59:30 AM
NO RATINGS
Xilinx supports self calibration for their memory controller IPs. Maybe other vendors support too.

Sanjib.A
User Rank
CEO
re: DDR2/DDR3 memory controller calibration IP for ASICs and FPGAs
Sanjib.A   3/24/2011 4:22:45 AM
NO RATINGS
Thank you Max! I'll continue to watch this space for any updates if you find any reply from the FPGA manufacturers.

Max The Magnificent
User Rank
Blogger
re: DDR2/DDR3 memory controller calibration IP for ASICs and FPGAs
Max The Magnificent   3/23/2011 6:51:42 PM
NO RATINGS
Hi there -- I pinged folks I know at all of the FPGA companies and asked them to pass a link to my article to their techno-weenie folks -- I've not heard anything back yet -- I'm not sure if this could be implemented in the FPGA as purely soft digital fabric controlling the analog PHY, or if the FPGA company would have to do stuff to the physical chip...

Sanjib.A
User Rank
CEO
re: DDR2/DDR3 memory controller calibration IP for ASICs and FPGAs
Sanjib.A   3/23/2011 5:54:53 PM
NO RATINGS
Hi Max, this is an interesting news! I would look forward to learn about what you found after talking to the folks in the FPGA companies?

Max The Magnificent
User Rank
Blogger
re: DDR2/DDR3 memory controller calibration IP for ASICs and FPGAs
Max The Magnificent   3/22/2011 7:43:08 PM
NO RATINGS
In a moment I'm going to ping the folks at the various FPGA companies to see if they've heard about (or are already using) this technology...



Flash Poll
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Rishabh N. Mahajani, High School Senior and Future Engineer

Future Engineers: Don’t 'Trip Up' on Your College Road Trip
Rishabh N. Mahajani, High School Senior and Future Engineer
7 comments
A future engineer shares his impressions of a recent tour of top schools and offers advice on making the most of the time-honored tradition of the college road trip.

Max Maxfield

Juggling a Cornucopia of Projects
Max Maxfield
20 comments
I feel like I'm juggling a lot of hobby projects at the moment. The problem is that I can't juggle. Actually, that's not strictly true -- I can juggle ten fine china dinner plates, but ...

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
41 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Karen Field

July Cartoon Caption Contest: Let's Talk Some Trash
Karen Field
151 comments
Steve Jobs allegedly got his start by dumpster diving with the Computer Club at Homestead High in the early 1970s.

Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)