Breaking News
Comments
Newest First | Oldest First | Threaded View
parity
User Rank
Rookie
re: IBM to test wafer pruning
parity   5/27/2011 9:38:20 PM
NO RATINGS
Let's assume this pruning is only for new process development, not mature processes. In that early phases of new device development, fab wafer-lot starts are rationed as then are the sub-lot wafers per technology node split. Please name the group who would like to see the new device development wafers terminated mid-stream ...device engineers, yield enhancement, thin films, metalization, etch, clean-up, reliability. There is a wealth of information to be gathered from fully processed (but dead) wafers by various groups. Just because the transistors are dead does not mean the wafers are profitably terminated early. OTOH, I may have said too much to IBM...

drjhall
User Rank
Rookie
re: IBM to test wafer pruning
drjhall   5/27/2011 7:36:47 PM
NO RATINGS
I kind of have the same feeling, we've been doing M1 testing on devices for as long as I have been involved in semicon manufacturing (~15yrs). And yes, we use it to scrap wafers before going through the metal steps.

docdivakar
User Rank
Manager
re: IBM to test wafer pruning
docdivakar   5/27/2011 4:42:51 PM
NO RATINGS
I too am lost on the many details this article omits! I agree with @ebmfuser, the methodology of using test structures in the street for yield prediction for ages now. The article doesn't how 'early' in the manufacturing process the wafers are going to be held for probing -at contact? Or, at M1 as @daleste suggested? Is the fabrication of interconnects (contact to M1) required for this IBM's 'pruning' process? MP Divakar

ebmfuser
User Rank
Rookie
re: IBM to test wafer pruning
ebmfuser   5/26/2011 8:19:15 PM
NO RATINGS
I must be missing something as well. Process Control Monitor Dropins (PCM's), either in the scribe streets or a device cell, have been used as parametric data generator and/or a yield predictor for decades - especially in the compound semiconductor world. Sounds to me like IBM is simply going back to the 'old ways' and trying to make it sound as if they just invented the concept.

Mr. FA
User Rank
Rookie
re: IBM to test wafer pruning
Mr. FA   5/26/2011 6:14:15 PM
NO RATINGS
I must be missing something here.. Current scribe grid test structures aren't used "just to measure process drift". Any self respecting company should have correlations to yield and identified key parametric structures for each product to enable data driven "pruning" decisions based on M1 data.

cmaro
User Rank
Rookie
re: IBM to test wafer pruning
cmaro   5/26/2011 11:56:59 AM
NO RATINGS
Notice that it is design dependendent and is pruning based on power levels and performance - in other words if the transistors aren't low power enough or fast enough to meet design requirments then it's not worth putting the metals on. This can address yield issues with new processes or pushing the envelope issues with new designs.

daleste
User Rank
CEO
re: IBM to test wafer pruning
daleste   5/26/2011 1:58:28 AM
NO RATINGS
You can't test them until metal 1. That may be about half way thru the process, but the metal layers are more expensive and time consuming. This seems like a good idea for new evolving processes. Mature processes just don't make bad wafers.

goafrit
User Rank
Manager
re: IBM to test wafer pruning
goafrit   5/25/2011 6:00:44 PM
NO RATINGS
There is a possibility that IBM has data to know many of the unknowns you pointed out. This kind of investment is thought out very well and you do not expect it to be done without thorough analysis

parity
User Rank
Rookie
re: IBM to test wafer pruning
parity   5/25/2011 4:45:00 PM
NO RATINGS
I don't buy this manufacturing philosophy. If it makes financial sense to prune entire 300mm wafers mid-line, then they have significant internal process yield problems. Such wafers should be rare, rather than a cost saving opportunity. I don't know how many times I have heard product engineers telling us not to scrap known-dead split wafers so they could later pull parametric data off them at the end of the line. In fairness, I"d like to see the math that supports this approach.



EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Synthesize Your Own RTOS for FREE!
Max Maxfield
6 comments
My chum Bob Zeidman, president of Zeidman Technologies, is always involved in something interesting. Some time ago, for example, he told me about SynthOS. This little scamp can ...

EDN Staff

11 Summer Vacation Spots for Engineers
EDN Staff
11 comments
This collection of places from technology history, museums, and modern marvels is a roadmap for an engineering adventure that will take you around the world. Here are just a few spots ...

Glen Chenier

Engineers Solve Analog/Digital Problem, Invent Creative Expletives
Glen Chenier
11 comments
- An analog engineer and a digital engineer join forces, use their respective skills, and pull a few bunnies out of a hat to troubleshoot a system with which they are completely ...

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
45 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Flash Poll
Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)